FAULT-TOLERANT ARRAY PROCESSORS USING SINGLE-TRACK SWITCHES

被引：76
|
作者：
KUNG, SY
JEAN, SN
CHANG, CW
机构：
[1] WRIGHT STATE UNIV,DEPT COMP SCI & ENGN,DAYTON,OH 45435
[2] PYRAMID TECHNOL,MT VIEW,CA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 04期
关键词：
D O I：
10.1109/12.21143
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：501 / 514
页数：14
相关论文
共 50 条
  • [41] Fault-Tolerant Architecture and Deflection Routing for Degradable NoC Switches
    Kohler, Adan
    Radetzki, Martin
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 22 - 31
  • [42] Fault-tolerant TMR and DMR circuits with latchup protection switches
    Petrovic, V.
    Schoof, G.
    Stamenkovic, Z.
    MICROELECTRONICS RELIABILITY, 2014, 54 (08) : 1613 - 1626
  • [43] Fault-tolerant architecture and deflection routing for degradable NoC switches
    Institut für Technische Informatik, Universität Stuttgart, Stuttgart, Germany
    Proc. ACM/IEEE Int. Symp. Netw.-on-Chip, NoCS, 1600, (22-31):
  • [44] Fault-Tolerant Reconfiguration System for Asymmetric Multilevel Converters Using Bidirectional Power Switches
    Barriuso, Pablo
    Dixon, Juan
    Flores, Patricio
    Moran, Luis
    IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2009, 56 (04) : 1300 - 1306
  • [45] Discussions on Fault-Tolerant Operation of Modular Multilevel Converters Using Mechanical Bypass Switches
    Maharjan, Laxman
    Tajyuta, Toshihisa
    Maruyama, Koji
    Tamate, Michio
    2021 23RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'21 ECCE EUROPE), 2021,
  • [46] Evaluating reliability improvements of fault tolerant array processors using algorithm-based fault tolerance
    Tao, DL
    Kantawala, K
    IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (06) : 725 - 730
  • [47] Artificial olfactory system with fault-tolerant sensor array
    Lotfivand, Nasser
    Abdolzadeh, Vida
    Hamidon, Mohd Nizar
    ISA TRANSACTIONS, 2016, 63 : 425 - 435
  • [48] FAULT-TOLERANT DESIGN METHODOLOGY FOR SYSTOLIC ARRAY ARCHITECTURES
    ESONU, MO
    ALKHALILI, AJ
    HARIRI, S
    ALKHALILI, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 17 - 28
  • [49] RECONFIGURABLE AND FAULT-TOLERANT VLSI MULTIPROCESSOR ARRAY.
    Koren, Israel
    Conference Proceedings - Annual Symposium on Computer Architecture, 1981, : 425 - 442
  • [50] Scheduling fault-tolerant programs on multiple processors to maximize schedule reliability
    Czarnowski, I
    Jedrzejowicz, P
    Ratajczak, E
    COMPUTER SAFETY, RELIABILITY AND SECURITY, 1999, 1698 : 385 - 395
12345