AN INNOVATIVE BONDING TECHNIQUE FOR OPTICAL CHIPS USING SOLDER BUMPS THAT ELIMINATE CHIP POSITIONING ADJUSTMENTS

被引:58
|
作者
HAYASHI, T
机构
[1] NTT Interdisciplinary Research Laboratories, Musashino-shi, Tokyo
关键词
D O I
10.1109/33.142898
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper describes an innovative bonding technique for optical chips using solder bumps. The valuable feature of this technique is self-alignment of the optical chips due to the surface tension of the molten solder. This eliminates the need for painstaking adjustments of chip positioning for coupling to optical waveguides/fibers on the optoelectronic circuit boards. The major emphasis of this paper is on alignment accuracy, focusing on correlations relating to solder bump diameter and number. The alignment accuracy increases as the solder bump diameter decreases and as the number of bumps increases. An average misalignment of 1.0-mu-m was obtained for specimens with 4 bumps 75-mu-m in diameter, whereas an average misalignment of 0.8-mu-m was obtained for specimens with 16 bumps 130-mu-m in diameter. The long-term stability of the alignment accuracy was tested by subjecting the specimens to thermal cycling. Alignment fluctuations of less than +/-0.5-mu-m were found after 1000 h (over 300 cycles). These results suggest that the solder bumps are suitable for such applications as the bonding of photodetectors to optoelectronic circuit boards. Hybrid integrated optoelectronic circuit boards using this technique ate expected to be widely applied in future optoelectronic equipment.
引用
收藏
页码:225 / 230
页数:6
相关论文
共 50 条
  • [41] LASER ULTRASONIC INPSECTION OF SOLDER BUMPS IN FLIP CHIP PACKAGES USING VIRTUAL PACKAGE DEVICE AS REFERENCE
    Ume, I. Charles
    Gong, Jie
    Ahmad, Razid
    Valdes, Abel
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 519 - 528
  • [42] Quality inspection of flip chip solder bumps using integrated analytical, numerical, and experimental modal analyses
    Yang, Jin
    Ume, I. Charles
    JOURNAL OF ELECTRONIC PACKAGING, 2008, 130 (03) : 0310091 - 03100910
  • [43] Flip-chip solder bumps defect detection using a self-search lightweight framework
    Sun, Yu
    Su, Lei
    Gu, Jiefei
    Zhao, Xinwei
    Li, Ke
    Pecht, Michael
    ADVANCED ENGINEERING INFORMATICS, 2024, 60
  • [44] Multiple-chip precise self-aligned assembly for hybrid integrated optical modules using Au-Sn solder bumps
    Sasaki, JI
    Itoh, M
    Tamanuki, T
    Hatakeyama, H
    Kitamura, S
    Shimoda, T
    Kato, T
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2001, 24 (04): : 569 - 575
  • [45] Innovative packaging technique for backside optical testing of wire-bonded chips
    Tosi, A
    Stellari, F
    Zappa, F
    MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1493 - 1498
  • [46] Large displacement electrostatic micromirror fabricated using solder flip chip bonding
    Miki, T
    Ishikawa, K
    Mamiya, H
    Yu, QA
    ITHERM 2004, VOL 2, 2004, : 535 - 540
  • [47] Batch transfer of microstructures using flip-chip solder bump bonding
    Singh, A
    Horsley, DA
    Cohn, MB
    Pisano, AP
    Howe, RT
    TRANSDUCERS 97 - 1997 INTERNATIONAL CONFERENCE ON SOLID-STATE SENSORS AND ACTUATORS, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 1997, : 265 - 268
  • [48] Chip-on-Board Bonding Using Non-Conductive Film and Metallic Bumps by the Surface Activated Bonding Method
    Wang, Ying-Hui
    Suga, Tadatomo
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 91 - 94
  • [49] Chip to Chip Bonding Using Cu Bumps Capped with Thin Sn Layers and the Effect of Microstructure on the Shear Strength of Joints
    Kim, Yang Ho
    Ma, Sung Woo
    Kim, Young-Ho
    JOURNAL OF ELECTRONIC MATERIALS, 2014, 43 (09) : 3296 - 3306
  • [50] Chip to Chip Bonding Using Cu Bumps Capped with Thin Sn Layers and the Effect of Microstructure on the Shear Strength of Joints
    Yang Ho Kim
    Sung Woo Ma
    Young-Ho Kim
    Journal of Electronic Materials, 2014, 43 : 3296 - 3306