FACE-OFF - VHDL VS VERILOG HDL FOR ASIC DESIGN AND SIGN-OFF

被引：0

作者：

LEVIA, O ^{[1
]}

SANGUIINETTI, J ^{[1
]}

机构：

[1] SYNOPSYS,MT VIEW,CA

来源：

COMPUTER DESIGN | 1994年 / 33卷 / 13期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：A14 / A17

页数：4

共 50 条

[1] FACE-OFF - TRADITIONAL GATE-LEVEL VS VHDL SIMULATION FOR ASIC SIGN-OFF
FAZAKERLY, W
TORRES, JA
COMPUTER DESIGN, 1994, 33 (02): : A14 - &
[2] ASIC sign-off alternatives on the upswing
Tuck, B
COMPUTER DESIGN, 1997, 36 (02): : 54 - &
[3] VITAL SPEC TAKES FINAL STEP TOWARD SIGN-OFF QUALITY VHDL ASIC LIBRARIES
不详
COMPUTER DESIGN, 1994, 33 (07): : A13 - A13
[4] Advanced ASIC sign-off features of IEEE 1076.4-2000 and standards updates to verilog and SDF
Wadsworth, S
Brophy, D
SYSTEM ON CHIP DESIGN LANGUAGES: EXTENDED PAPERS: BEST OF FDL'01 AND HDLCON'01, 2002, : 35 - 42
[5] The face-off
Bingham, Ray
HEALTH AFFAIRS, 2008, 27 (01) : 210 - 215
[6] Face-off
Brooks, M
NEW SCIENTIST, 2002, 175 (2359) : 38 - 42
[7] FACE-OFF
不详
NATION, 1975, 221 (09) : 258 - 259
[8] FACE-OFF
GRIMES, N
ARTNEWS, 1990, 89 (03): : 188 - 188
[9] Face-off
Ellis, David H.
FORTUNE, 2008, 157 (01) : 42 - 42
[10] Face-off
Robertson, Barbara
COMPUTER GRAPHICS WORLD, 2006, 29 (06) : 28 - +