INCREMENTAL SWITCH-LEVEL ANALYSIS

被引：1

作者：

BEATTY, DL

BRYANT, RE

机构：

[1] Carnegie-Mellon Univ, Pittsburgh,, PA, USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 1988年 / 5卷 / 06期

关键词：

the Semiconductor Research Corporation under contract 88-DC-068. Derek Beatty was supported in part during this research by a National Science Foundation Graduate Fellowship.We thank Carl Ebeling for his valuable suggestions for efficiently implementing ver- tex coloring. research was sponsored in part the Defense Advanced Research Projects Arrencv. ARpA 4976. amendment 20. under -contract ------_I 1 ~~ F33615-87i-1499; and in part by;

D O I：

10.1109/54.9270

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：33 / 42

页数：10

共 50 条

[41] Switch-level bridging fault simulation in the presence of feedback
Dahlgren, P
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 363 - 371
[42] SWITCH-LEVEL SIMULATION AND THE PASS TRANSISTOR EXOR GATE
SVENSSON, C
TJARNSTROM, R
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 994 - 997
[43] Reduction of complex MOS structures in switch-level simulators
Aissi, C
Gobovic, D
MICROELECTRONICS JOURNAL, 1998, 29 (07) : 431 - 439
[44] CHARGE-SHARING MODELS FOR SWITCH-LEVEL SIMULATION
CHU, CY
HOROWITZ, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) : 1053 - 1061
[45] MASSIVELY PARALLEL SWITCH-LEVEL SIMULATION - A FEASIBILITY STUDY
KRAVITZ, SA
BRYANT, RE
RUTENBAR, RA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (07) : 871 - 894
[46] SWITCH-LEVEL LOGIC SIMULATION OF DIGITAL BIPOLAR CIRCUITS
HAJJ, IN
SAAB, D
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) : 251 - 258
[47] Switch-level delay test of domino logic circuits
Natarajan, S
Gupta, SK
Breuer, MA
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 367 - 376
[48] A SWITCH-LEVEL TIMING VERIFIER FOR DIGITAL MOS VLSI
OUSTERHOUT, JK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 336 - 349
[49] FORMAL VERIFICATION OF MEMORY-CIRCUITS BY SWITCH-LEVEL SIMULATION
BRYANT, RE
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (01) : 94 - 102
[50] FPGA-based fault injection into switch-level models
Ejlali, A
Miremadi, SG
MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (5-6) : 317 - 327

← 1 2 3 4 5 →