HIGH-SPEED PARALLEL VITERBI DECODING - ALGORITHM AND VLSI-ARCHITECTURE

被引：73
|
作者：
FETTWEIS, G [1 ]
MEYR, H [1 ]
机构：
[1] RHEIN WESTFAL TH AACHEN, ELECT ENGN, W-5100 AACHEN, GERMANY
来源：
IEEE COMMUNICATIONS MAGAZINE | 1991年 / 29卷 / 05期
关键词：
D O I：
10.1109/35.79382
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：46 / 55
页数：10
相关论文
共 50 条
  • [21] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Liu, Ming
    Guan, Mingxiang
    Wu, Zhou
    Sun, Chongwu
    Zhang, Weifeng
    Wang, Mingjiang
    MOBILE NETWORKS & APPLICATIONS, 2022, 27 (04): : 1593 - 1603
  • [22] High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm
    Ming Liu
    Mingxiang Guan
    Zhou Wu
    Chongwu Sun
    Weifeng Zhang
    Mingjiang Wang
    Mobile Networks and Applications, 2022, 27 : 1593 - 1603
  • [23] ANALOG VITERBI DECODING FOR HIGH-SPEED DIGITAL SATELLITE CHANNELS
    ACAMPORA, AS
    GILMORE, RP
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1978, 26 (10) : 1463 - 1470
  • [24] HIGH-SPEED PARALLEL CRC CIRCUITS IN VLSI
    PEI, TB
    ZUKOWSKI, C
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1992, 40 (04) : 653 - 657
  • [25] Parallel architecture for high-speed Lempel-Ziv data coding/decoding
    Fujioka, Toyota
    Aso, Hirotomo
    Systems and Computers in Japan, 1998, 29 (08) : 28 - 37
  • [26] A novel VLSI architecture for ACS operation in adaptive Viterbi decoding
    Yao, G
    Arslan, T
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1434 - 1437
  • [27] An efficient parallel algorithm for list Viterbi decoding
    Sánchez, V
    Peinado, AM
    SIGNAL PROCESSING, 2003, 83 (03) : 511 - 515
  • [28] High-speed VLSI architectures for the AES algorithm
    Zhang, XM
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) : 957 - 967
  • [29] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
    Li, Q
    You, YX
    Wang, JX
    Ye, YZ
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
  • [30] HIGH-SPEED PARALLEL VLSI ARCHITECTURES FOR IMAGE DECORRELATION
    ACHARYA, T
    MUKHERJEE, A
    INTERNATIONAL JOURNAL OF PATTERN RECOGNITION AND ARTIFICIAL INTELLIGENCE, 1995, 9 (02) : 343 - 365
12345