INTEGRATION OF M-ARY MODULATION SCHEMES AND ERROR DETECTING CODES

被引:0
|
作者
BENELLI, G
机构
来源
ALTA FREQUENZA | 1988年 / 57卷 / 08期
关键词
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
引用
收藏
页码:475 / 483
页数:9
相关论文
共 50 条
  • [21] ERROR PROBABILITY OF AN M-ARY CHANNEL
    PYATOSHI.YP
    TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1968, (06): : 137 - &
  • [22] Application of convolutional error correcting codes in ultrawideband M-ary PPM signaling
    Forouzan, AR
    Abtahi, M
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2003, 13 (08) : 308 - 310
  • [23] A class of systematic m-ary single-symbol error correcting codes
    Namba, Kazuteru
    Fujiwara, Eiji
    Systems and Computers in Japan, 2001, 32 (06) : 21 - 28
  • [24] SEQUENTIAL M-ARY ORTHOGONAL MODULATION
    NISHIKAW.S
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1973, CO12 (10) : 1100 - 1108
  • [25] COMPARISON OF M-ARY MODULATION SYSTEMS
    JACOBS, I
    BELL SYSTEM TECHNICAL JOURNAL, 1967, 46 (05): : 843 - +
  • [26] The Shannon capacity of M-ary constrained codes
    Pimentel, C
    1998 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, 1998, : 324 - 324
  • [27] On m-ary Balanced Codes with Parallel Decoding
    Pelusi, Danilo
    Tallini, Luca G.
    Bose, Bella
    2010 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY, 2010, : 1305 - 1309
  • [28] m-ary Balanced Codes With Parallel Decoding
    Pelusi, Danilo
    Elmougy, Samir
    Tallini, Luca G.
    Bose, Bella
    IEEE TRANSACTIONS ON INFORMATION THEORY, 2015, 61 (06) : 3251 - 3264
  • [29] A class of M-ary asymmetric symbol error correcting codes for data entry devices
    Kaneko, H
    Fujiwara, E
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (02) : 159 - 167
  • [30] A Class of M-Ary Asymmetric Symbol Error Correcting Codes for Data Entry Devices
    Kaneko, Haruhiko
    Fujiwara, Eiji
    IEEE Trans Comput, 1600, 2 (159-167):