A HIGH-DENSITY BIPOLAR LOGIC MASTERSLICE FOR SMALL SYSTEMS

被引：6

|

作者：

CHEN, JZ

CHIN, WB

JEN, TS

HUTT, J

机构：

来源：

IBM JOURNAL OF RESEARCH AND DEVELOPMENT | 1981年 / 25卷 / 2-3期

关键词：

D O I：

10.1147/rd.252.0142

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：142 / 151

页数：10

相关论文

共 50 条

[1] CONDENSE SYSTEM LOGIC WITH HIGH-DENSITY CPLDS
BURSKY, D
ELECTRONIC DESIGN, 1994, 42 (04) : 51 - &
[2] Building complex designs in high-density logic
Varhol, P
COMPUTER DESIGN, 1998, 37 (02): : 41 - +
[3] HIGH-DENSITY PROGRAMMABLE LOGIC ARRAY CHIP
WOOD, RA
IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (09) : 602 - 608
[4] HIGH-DENSITY QUATERNARY LOGIC ARRAY CHIP FOR KNOWLEDGE INFORMATION-PROCESSING SYSTEMS
HANYU, T
HIGUCHI, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (04) : 916 - 921
[5] Particle Production in Small and Large Systems at High-Energy and High-Density Frontiers
Liu, Fu-Hu
Fakhraddin, Sakina
Sahoo, Raghunath
Sarkisyan-Grinbaum, Edward K.
Singh, Bhartendu K.
ADVANCES IN HIGH ENERGY PHYSICS, 2021, 2021
[6] SMITH,RODNEY ON - HIGH-DENSITY PROGRAMMABLE LOGIC DEVICES
SMITH, R
COMPUTER DESIGN, 1994, 33 (05): : 105 - 107
[7] HIGH-DENSITY PROGRAMMABLE LOGIC TAKES ON GATE ARRAYS
BURSKY, D
ELECTRONIC DESIGN, 1991, 39 (05) : 45 - &
[8] EOS/ESD analysis of high-density logic chips
Ramaswamy, S
Duvvury, C
Amerasekera, A
Reddy, V
Kang, SM
ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1996, 1996, : 285 - 290
[9] RYEGRASS AND HIGH-DENSITY CLOVER SYSTEMS
BISCHOFF, L
TROPICAL GRASSLANDS, 1984, 18 (04): : 220 - 220
[10] BIPOLAR DEVICE DESIGN FOR HIGH-DENSITY HIGH-PERFORMANCE APPLICATIONS
HUNT, PC
1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 791 - 794

← 1 2 3 4 5 →