This paper shows how formal methods can be applied inside the world of VHDL. The approach is based in a formal semantics of VHDL in terms of Coloured Petri nets. Verifications of properties use the Petri nets analysis theory, with special attention to the structural theory. Tools implementing this approach are currently under development in FORMAT project (ESPRIT III project # 6128).