BINARY TO BINARY-CODED DECIMAL CONVERTER FOR DIGITAL OUTPUT

被引：0

|

作者：

BELYAKOV, ES

机构：

来源：

INSTRUMENTS AND EXPERIMENTAL TECHNIQUES | 1980年 / 23卷 / 03期

关键词：

D O I：

暂无

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

引用

收藏

页码：632 / 634

页数：3

相关论文

共 50 条

[1] A DIGITAL COMPARATOR FOR BINARY OR BINARY-CODED DECIMAL NUMBERS
VINCENT, CH
NUCLEAR INSTRUMENTS & METHODS, 1964, 29 (02): : 306 - 308
[2] BINARY-CODED DECIMAL TO BINARY DIGITAL INPUT MODIFICATION OF A POPULAR DIGITAL DELAY MODULE
BIALKOWSKI, SE
REVIEW OF SCIENTIFIC INSTRUMENTS, 1986, 57 (07): : 1431 - 1432
[3] Binary-coded decimal digit multipliers
Jaberipur, G.
Kaivani, A.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (04): : 377 - 381
[4] Shift-based hardware converter algorithm between binary and binary-coded decimal (BCD)
Wang, Ying-Chun
Ji, Li-Jiu
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2003, 31 (02): : 221 - 224
[5] Optimized reversible binary-coded decimal adders
Thomsen, Michael Kirkedal
Gluck, Robert
JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (07) : 697 - 706
[6] BINARY-TO-BINARY CODED DECIMAL CODE CONVERTER
GUSEINOV, MS
AMIRASLANOV, IM
AMIROV, AM
INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1977, 20 (04) : 1053 - 1054
[7] A COMPUTER PROCESS FOR CONVERSION OF BINARY-CODED DECIMAL NUMBERS TO PURE BINARY FORM
NUTTALL, J
RADIO AND ELECTRONIC ENGINEER, 1965, 30 (05): : 317 - +
[8] Query Tree Algorithm for RFID Tag with Binary-Coded Decimal EPC
Yang, Ching-Nung
Hu, Li-Jen
Lai, Jia-Bin
IEEE COMMUNICATIONS LETTERS, 2012, 16 (10) : 1616 - 1619
[9] Efficient ASIC and FPGA Implementation of Binary-Coded Decimal Digit Multipliers
Gorgin, Saeid
Jaberipur, Ghassem
Asl, Reza Hashemi
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (12) : 3883 - 3899
[10] Efficient ASIC and FPGA Implementation of Binary-Coded Decimal Digit Multipliers
Saeid Gorgin
Ghassem Jaberipur
Reza Hashemi Asl
Circuits, Systems, and Signal Processing, 2014, 33 : 3883 - 3899

← 1 2 3 4 5 →