共 50 条
- [1] A high-speed dual field arithmetic unit and hardware implementation ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 213 - 216
- [2] High-speed emulation using hardware F and M; Feinwerktechnik, Mikrotechnik, Messtechnik, 1998, 106 (06): : 390 - 391
- [3] A parallel scheme for implementing multialphabet arithmetic coding in high-speed programmable hardware ITCC 2005: International Conference on Information Technology: Coding and Computing, Vol 1, 2005, : 79 - 84
- [5] HIGH-SPEED ROBOT VISION USING SPECIALIZED HARDWARE PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1985, 521 : 310 - 314
- [6] PRIME FACTOR FFT ALGORITHM USING HIGH-SPEED CONVOLUTION IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1977, 25 (04): : 281 - 294
- [8] HIGH-SPEED SIGNAL PROCESSING USING MODULO ARITHMETIC. Annual Review - Philips Research Laboratories, 1986, : 81 - 85