TRANSISTOR, DIODE AND PARASITIC MODELING FOR INTEGRATED CIRCUIT DESIGN

被引：0

|

作者：

SPIEGEL, P

机构：

来源：

SOLID STATE TECHNOLOGY | 1970年 / 13卷 / 05期

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：77 / &

相关论文

共 50 条

[1] MOS transistor modeling for RF integrated circuit design
Enz, C
PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 189 - 196
[2] Silicon bipolar transistor design and modeling for microwave integrated circuit applications
Larson, LE
PROCEEDINGS OF THE 1996 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1996, : 142 - 148
[3] TRANSISTOR SCHOTTKY BARRIER DIODE INTEGRATED-LOGIC CIRCUIT
TARUI, Y
HAYASHI, Y
TESHIMA, H
SEKIGAWA, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 42 - &
[4] TRANSISTOR SCHOTTKY-BARRIER-DIODE INTEGRATED LOGIC CIRCUIT
TARUI, Y
HAYASHI, Y
TESHIMA, H
SEKIGAWA, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (01) : 3 - &
[5] Physics- and process-based bipolar transistor modeling for integrated circuit design
Schröter, M
Rein, HM
Rabe, W
Reimann, R
Wassener, HJ
Koldehoff, A
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (08) : 1136 - 1149
[6] Modeling and Parasitic Extraction of the MM9 Transistor for GHz/THz CMOS RF Circuit Design
Gadige, Aswini Kumar
Paramesha
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2024, 40 (06): : 795 - 804
[7] A HIGH-SPEED INTEGRATED SCHOTTKY DIODE TRANSISTOR LOGIC CIRCUIT
PRICE, JE
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1969, ED16 (02) : 241 - &
[8] INTEGRATED-CIRCUIT TRANSISTOR AND DIODE MODELS FOR NETWORK-ANALYSIS PROGRAMS
LINDHOLM, FA
IEEE TRANSACTIONS ON CIRCUIT THEORY, 1971, CT18 (01): : 122 - &
[9] TRANSIENT DESIGN OF ESAKI DIODE-TRANSISTOR LOGIC CIRCUIT.
Kitamura, Zen'ichi
Terada, Hiroaki
Omura, Koichi
Tachibana, Keihachiro
Asada, Katsuhiko
Okamoto, Takuji
1600, (03):
[10] HIGH-FREQUENCY TRANSISTOR MODELING FOR CIRCUIT DESIGN
MACNEE, AB
TALSKY, RJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (04) : 320 - &

← 1 2 3 4 5 →