共 50 条
- [3] A SYSTEM OF COMPUTER AIDS FOR DESIGNING LOGIC CIRCUIT TESTS IEEE COMPUTER GROUP NEWS, 1970, 3 (03): : 65 - &
- [4] ANON - INTEGRATED CIRCUIT ENGINEERING JOURNAL OF THE SOCIETY OF MOTION PICTURE TELEVISION ENGINEERS, 1966, 75 (12): : 1242 - &
- [5] A tabulation proof procedure for residuated logic programming ECAI 2004: 16TH EUROPEAN CONFERENCE ON ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2004, 110 : 808 - 812
- [8] Efficient EM learning with tabulation for parameterized logic programs COMPUTATIONAL LOGIC - CL 2000, 2000, 1861 : 269 - 284