Self-Adaptive Network-on-Chip Interface

被引:4
|
作者
Dafali, Rachid [1 ]
Diguet, Jean-Philippe
Creput, Jean-Charles [2 ]
机构
[1] CNRS, Lab STICC UMR 6285, Paris, France
[2] Univ Technol Belfort Montbliard, IRTES SET, F-90000 Belfort, France
关键词
Dynamic reconfiguration; first-in-first-out (FIFO); network-interfaces; reconfigurable network-on-chip (RNoC); self-adaptivity; TDMA;
D O I
10.1109/LES.2013.2285175
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This letter presents an original approach of band-width-oriented self-adaptivity in the domain of network-on-chip, where reconfiguration is handled by network interfaces offering traffic with guarantee of service. Reconfiguration is first based on multiple first-in-first-outs (FIFOs) with variables bounds and implemented in a single dual-port memory with a dedicated controller. Secondly, it relies on multiple and compliant TDMA tables based on a new heuristic for path computation. Combination of both techniques provide significant bandwidth improvement with a negligible resource overhead. The proposed solution is demonstrated with cycle-accurate VHDL simulation and FPGA implementation for synthetic and image processing applications.
引用
收藏
页码:73 / 76
页数:4
相关论文
共 50 条
  • [1] A Minimal Network Interface for a Simple Network-on-Chip
    Schoeberl, Martin
    Pezzarossa, Luca
    Sparso, Jens
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019, 2019, 11479 : 295 - 307
  • [2] A dynamic adaptive arbiter for Network-on-Chip
    Liu, Yanhua
    Jin, Jie
    Lai, Zongsheng
    INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2013, 43 (02): : 111 - 118
  • [3] Intelligent and self-adaptive interface
    Duvallet, C
    Boukachour, H
    Cardon, A
    INTELLIGENT PROBLEM SOLVING: METHODOLOGIES AND APPROACHES, PRODEEDINGS, 2000, 1821 : 711 - 716
  • [4] AdNoC: Runtime Adaptive Network-on-Chip Architecture
    Al Faruque, Mohammad Abdullah
    Ebi, Thomas
    Henkel, Joerg
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 257 - 269
  • [5] A Self-Adaptive Mapping Approach for Network on Chip With Low Power Consumption
    Alagarsamy, Aravindhan
    Gopalakrishnan, Lakshminarayanan
    Mahilmaran, Sundarakannan
    Ko, Seok-Bum
    IEEE ACCESS, 2019, 7 : 84066 - 84081
  • [6] Topology adaptive network-on-chip design and implementation
    Bartic, TA
    Mignolet, JY
    Nollet, V
    Marescaux, T
    Verkest, D
    Vernalde, S
    Lauwereins, R
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (04): : 467 - 472
  • [7] A Novel Adaptive Routing Algorithm for Network-on-Chip
    Jia, Jia
    Zhou, Duan
    Zhang, Jianxian
    ADVANCED MATERIALS AND COMPUTER SCIENCE, PTS 1-3, 2011, 474-476 : 413 - +
  • [8] Multi Network Interface Architectures for Fault Tolerant Network-on-Chip
    Rantala, Ville
    Lehtonen, Teijo
    Liljeberg, Pasi
    Plosila, Juha
    ISSCS 2009: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS,, 2009, : 145 - +
  • [9] An Enhanced Debug-Aware Network Interface for Network-on-Chip
    Neishaburi, M. H.
    Zilic, Zeljko
    2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 709 - 716
  • [10] Design of optimised logic interface for network-on-chip architectures
    Sakthivel, E.
    Arunraja, M.
    Uma, K. D.
    Shanthi, T.
    Muthukrishnan, A.
    ELECTRONICS LETTERS, 2018, 54 (12) : 744 - 745