IMPROVEMENT OF CZOCHRALSKI SILICON-WAFERS BY HIGH-TEMPERATURE ANNEALING

被引:20
|
作者
GRAF, D
LAMBERT, U
BROHL, M
EHLERT, A
WAHLICH, R
WAGNER, P
机构
[1] Wacker-Chemitronic GmbH, Central Research and Development
关键词
D O I
10.1149/1.2048711
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
High-temperature annealing in hydrogen, argon, and oxygen ambients improves the electrical performance of Czochralski Si wafers considerably. The gate oxide integrity of such wafers can approach values close to 100% yield after annealing for 1 to 2 h at 1200 degrees C in argon and hydrogen ambient which is related to a significant reduction of near-surface crystal defects as compared to nonannealed polished wafers. The perfection of epitaxial wafers is, however, not obtained. The high-temperature treatment deteriorates the surface of polished wafers depending on the ambient used. A protective oxide layer grown during annealing in an oxygen ambient prevents roughening due to desorption of SiO. A more pronounced roughening occurs by annealing in hydrogen or argon which is tightly connected to the chemical composition of the surface. A hydrogen terminated 2 x 1 reconstructed Si (100) surface is observed after annealing in hydrogen. An oxygen-denuded zone is formed close to the surface during high-temperature annealing preventing oxygen precipitation in this region of the wafer. The oxygen precipitation in the bulk of the wafers depends significantly on the details of the annealing process. A precipitation behavior similar to nonannealed Si wafers can be obtained by appropriate process parameters.
引用
收藏
页码:3189 / 3192
页数:4
相关论文
共 50 条
  • [1] LIFETIME IMPROVEMENT IN CZOCHRALSKI-GROWN SILICON-WAFERS BY THE USE OF A 2-STEP ANNEALING
    YAMAMOTO, K
    KISHINO, S
    MATSUSHITA, Y
    IIZUKA, T
    APPLIED PHYSICS LETTERS, 1980, 36 (03) : 195 - 197
  • [2] DENUDED ZONES IN CZOCHRALSKI SILICON-WAFERS
    WANG, P
    CHANG, L
    DEMER, LJ
    VARKER, CJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1984, 131 (08) : 1948 - 1952
  • [3] SAM STUDIES ON HIGH-TEMPERATURE ANNEALING OF VANADIUM THIN-FILMS ON OXIDIZED SILICON-WAFERS
    CHEN, JR
    SUNG, CP
    YEH, FS
    LIU, YC
    WANG, CC
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1982, 20 (03): : 804 - 806
  • [4] PRECIPITATION IN CZOCHRALSKI SILICON WAFERS DURING HIGH-TEMPERATURE OXIDATION
    YUE, JT
    RUIZ, HJ
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1977, 124 (03) : C116 - C116
  • [5] Enhancement of oxygen precipitation in Czochralski silicon wafers by high-temperature anneals
    Zhong, L
    Ma, XY
    Tian, DX
    Yang, DR
    PHYSICA B-CONDENSED MATTER, 2006, 376 : 169 - 172
  • [6] DENUDED ZONE AND MICRODEFECT FORMATION IN CZOCHRALSKI-GROWN SILICON-WAFERS BY THERMAL ANNEALING
    KUGIMIYA, K
    AKIYAMA, S
    NAKAMURA, S
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1981, 128 (03) : C94 - C94
  • [7] PARALLELISM IMPROVEMENT OF GROUND SILICON-WAFERS
    MATSUI, S
    HORIUCHI, T
    JOURNAL OF ENGINEERING FOR INDUSTRY-TRANSACTIONS OF THE ASME, 1991, 113 (01): : 25 - 28
  • [8] THERMAL ANNEALING OF SILICON-WAFERS FOR INTRINSIC GETTERING
    DARAGONA, FS
    TSUI, RK
    LIAW, HM
    FEJES, PL
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1983, 130 (06) : C239 - C239
  • [9] Comparison of high temperature annealed Czochralski silicon wafers and epitaxial wafers
    Graf, D
    Lambert, U
    Brohl, M
    Ehlert, A
    Wahlich, R
    Wagner, P
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 1996, 36 (1-3): : 50 - 54
  • [10] MAPPING OF OXIDATION STACKING-FAULTS IN CZOCHRALSKI SILICON-WAFERS
    YAMAMOTO, T
    SUEOKA, K
    IKEDA, N
    DEFECT RECOGNITION AND IMAGE PROCESSING IN SEMICONDUCTORS AND DEVICES, 1994, (135): : 31 - 34