CHECKING OF COMPUTER LOGIC BY SIMULATION ON A COMPUTER

被引：5

作者：

LEHMAN, M

NETTER, Z

ESHED, R

机构：

来源：

COMPUTER JOURNAL | 1963年 / 6卷 / 02期

关键词：

D O I：

10.1093/comjnl/6.2.154

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：154 / &

共 50 条

[1] TECHNIQUES FOR THE SIMULATION OF COMPUTER LOGIC
BREUER, MA
COMMUNICATIONS OF THE ACM, 1964, 7 (07) : 443 - 446
[2] A COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION
BARTO, R
SZYGENDA, SA
ELECTRONIC ENGINEERING, 1980, 52 (642): : 35 - &
[3] SIMULATION OF COMPUTER LOGIC BY FORTRAN ARITHMETIC
WEINGARTEN, FW
COMMUNICATIONS OF THE ACM, 1965, 8 (08) : 516 - +
[4] COMPUTER ARCHITECTURE FOR DIGITAL LOGIC SIMULATION.
Barto, R.
Szygenda, S.A.
Electronic Engineering (London), 1980, 52 (642): : 35 - 66
[5] SEQUENTIAL LOGIC SIMULATION FOR INDUSTRIAL COMPUTER CONTROL
CARLOSTE.GR
JOHNSON, JA
INSTRUMENTATION TECHNOLOGY, 1969, 16 (12): : 54 - &
[6] CREDIT CHECKING BY COMPUTER
COLE, W
DATAMATION, 1966, 12 (10): : 33 - &
[7] COMPUTER-AIDED TESTING WITH LOGIC AND FAULT SIMULATION
HENGESBACH, J
ELECTRONIC ENGINEERING, 1985, 57 (707): : 197 - &
[8] Computer systems pedagogy using digital logic simulation
Johnson, M
Craig, B
INTERNATIONAL CONFERENCE ON COMPUTERS IN EDUCATION, VOLS I AND II, PROCEEDINGS, 2002, : 703 - 704
[9] MODELING OF OPTICAL LOGIC GATES FOR COMPUTER-SIMULATION
MORIKUNI, JJ
GAO, DS
KANG, SM
IEE PROCEEDINGS-J OPTOELECTRONICS, 1992, 139 (02): : 105 - 116
[10] SMALL-COMPUTER SIMULATION OF LOGIC-CIRCUITS
SILVESTER, PP
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 1990, 27 (04) : 334 - 343