共 50 条
- [4] APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - REPLY DIGITAL PROCESSES, 1980, 6 (01): : 109 - 109
- [5] APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - COMMENTS DIGITAL PROCESSES, 1980, 6 (01): : 105 - 109
- [6] PSEUDORANDOM TEST-GENERATION FOR COMPLEX LOGIC-CIRCUITS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1992, (03): : 69 - 76
- [7] A new test generation algorithm for combinational logic circuits ISTM/2001: 4TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2001, : 953 - 957
- [8] A NEW AUTOSIZING ALGORITHM FOR CMOS COMBINATIONAL LOGIC-CIRCUITS 1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 242 - 246
- [9] APPLICATION OF FAULT FOLDING IN TEST GENERATION FOR LOGIC-CIRCUITS DIGITAL PROCESSES, 1978, 4 (02): : 109 - 120