THE IBM-RT-PC ROMP PROCESSOR AND MEMORY MANAGEMENT UNIT ARCHITECTURE

被引:6
|
作者
SIMPSON, RO
HESTER, PD
机构
关键词
D O I
10.1147/sj.264.0346
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:346 / 360
页数:15
相关论文
共 6 条
  • [1] Design and Implementation of Memory Management Unit for LoongArch Architecture
    Chen, Lin
    Ma, Xiao
    PROCEEDINGS OF 2023 7TH INTERNATIONAL CONFERENCE ON ELECTRONIC INFORMATION TECHNOLOGY AND COMPUTER ENGINEERING, EITCE 2023, 2023, : 1447 - 1452
  • [2] Thermal management of die stacking architecture that includes memory and logic processor
    Dewan-Sandur, Bhavani P.
    Kaisare, Abhijit
    Agonafer, Dereje
    Agonafer, Damena
    Amon, Cristina
    Pekin, Senol
    Dishongh, Terry
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 1963 - +
  • [3] First steps toward memory processor unit architecture based on SN P systems
    Duchen, G.
    Diaz, C.
    Sanchez, G.
    Perez, H.
    ELECTRONICS LETTERS, 2017, 53 (06) : 384 - 385
  • [4] Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms
    Sirkunan, Jeevan
    Ooi, Chia Yee
    Shaikh-Husin, N.
    Hau, Yuan Wen
    Marsono, M. N.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 73 : 42 - 52
  • [5] Integration issues of a run-time configurable memory management unit to a RISC processor on FPGA
    Shamani, Farid
    Sevom, Vida Fakour
    Ahonen, Tapani
    Nurmi, Jari
    MICROPROCESSORS AND MICROSYSTEMS, 2017, 49 : 179 - 191
  • [6] Visual Image Processing RAM: Memory Architecture With 2-D Data Location Search and Data Consistency Management for a Multicore Object Recognition Processor
    Kim, Joo-Young
    Kim, Donghyun
    Lee, Seungjin
    Kim, Kwanho
    Yoo, Hoi-Jun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2010, 20 (04) : 485 - 495