CONCAVE-DMOSFET - A NEW SUPER-LOW ON-RESISTANCE POWER MOSFET

被引:2
|
作者
TOKURA, N
YAMAMOTO, T
KATAOKA, M
TAKAHASHI, S
HARA, K
机构
[1] Research and Development Dept, Nippondenso Co. Ltd, Kariya, Aichi, 448
关键词
DISCRETE DEVICE; POWER MOSFET; ON-RESISTANCE; DMOS; LOGOS; CONCAVE STRUCTURE; CHANNEL MOBILITY; SIO2/SI INTERFACE;
D O I
10.1143/JJAP.34.903
中图分类号
O59 [应用物理学];
学科分类号
摘要
This paper describes a new super-low on-resistance power MOSFET. The new transistor ''CONCAVE-DMOSFET'' has a concave channel structure fabricated not by trench etching technique, but by a combination of local oxidation of silicon (LOGOS) and diffusion self-alignment using oxide film as a double diffusion mask. The CONCAVE-DM OS FET based on 16 mu m cell design has been fabricated for the first time, and the specific on-resistance of 75 m Omega . mm(2) with breakdown voltage of 50 V has been achieved. This specific on-resistance is the lowest ever reported for power MOSFETs of comparable same design rule. The lowest value has been realized by means of the CONCAVE-DMOS technology, which eliminates JFET resistance and provides a damage-free concave surface resulting in high channel mobility of 300 cm(2)/V . s.
引用
收藏
页码:903 / 908
页数:6
相关论文
共 50 条
  • [1] CONCAVE-DMOSFET: a new super-low on-resistance power MOSFET
    Tokura, Norihito
    Yamamoto, Tsuyoshi
    Kataoka, Mitsuhiro
    Takahashi, Shigeki
    Hara, Kunihiko
    Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes & Review Papers, 1995, 34 (2 B): : 903 - 908
  • [2] Low specific on-resistance power MOSFET with a surface improved super-junction layer
    Wu, Wei
    Zhang, Bo
    Luo, Xiaorong
    Li, Zhaoji
    SUPERLATTICES AND MICROSTRUCTURES, 2014, 72 : 1 - 10
  • [3] Ultra low on-resistance super 3D MOSFET
    Yamaguchi, H
    Suzuki, N
    Sakakibara, J
    ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, : 316 - 319
  • [4] Low on-resistance, high-frequency power MOSFET
    Matsumoto, Satoshi
    Kim, Il-Jung
    Sakai, Tatsuo
    Fukumitsu, Takao
    Yachi, Toshiaki
    NTT R&D, 1995, 44 (08):
  • [5] IMPACT OF CELL BREAKDOWN UPON POWER DMOSFET ON-RESISTANCE
    CHANG, HR
    BALIGA, BJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (11) : 2360 - 2360
  • [6] Low on-resistance Power MOSFET Design for Automotive Applications
    Ye, Tianhong
    Chee, Kuan W. A.
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [7] Design of 100-V Super-Junction Trench Power MOSFET with Low On-Resistance
    Lho, Young Hwan
    Yang, Yil-Suk
    ETRI JOURNAL, 2012, 34 (01) : 134 - 137
  • [8] Power MOSFET technology slashes on-resistance
    Nickolas, C
    ELECTRONIC PRODUCTS MAGAZINE, 2000, 42 (10): : 30 - 30
  • [9] A 1-kV 4H-SiC power DMOSFET optimized for low ON-resistance
    Saha, Asmita
    Cooper, James A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (10) : 2786 - 2791
  • [10] Optimum design for minimum on-resistance of low voltage trench power MOSFET
    Hong, JH
    Chung, SK
    Choi, YI
    MICROELECTRONICS JOURNAL, 2004, 35 (03) : 287 - 289