共 50 条
- [2] A checkpointing technique for rollback error recovery in embedded systems 2006 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 174 - +
- [3] Checkpointing and error recovery in a uniprocessor system with on-chip cache CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING 2001, VOLS I AND II, CONFERENCE PROCEEDINGS, 2001, : 417 - 422
- [4] An Asymmetric Checkpointing and Rollback Error Recovery Scheme for Embedded Processors 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 445 - 453
- [5] A MODEL FOR CONCURRENT CHECKPOINTING AND RECOVERY USING TRANSACTIONS 9TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS, 1989, : 423 - 430
- [6] Cost analysis of optimistic recovery model for forked checkpointing IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (09): : 1534 - 1541
- [7] Selecting a global checkpoint for error recovery COMPUTERS AND THEIR APPLICATIONS, 2000, : 313 - 316
- [8] CHECKPOINTING AND RECOVERY IN A PIPELINE OF TRANSPUTERS MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 141 - 147
- [9] ACR: Amnesic Checkpointing and Recovery 2020 IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA 2020), 2020, : 30 - 43
- [10] Locks and barriers in checkpointing and recovery 2004 IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID - CCGRID 2004, 2004, : 459 - 466