FAULT-TOLERANT AND FLEXIBLE INTERCONNECTION OF MULTIPLE PROCESSORS

被引:0
|
作者
DAS, PK
FAY, DQM
机构
[1] Univ of Belfast, United Kingdom
关键词
D O I
10.1016/0020-0190(88)90201-3
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The present paper reports a study that was undertaken to find out suitable forms of processor interconnection for large arrays of transputers that would provide complete flexibility for achieving dynamic reconfiguration without sacrificing the system's reliability. Although meant specifically for transputers, most of the results are fairly general and can be applied to other types of processors as well.
引用
收藏
页码:259 / 268
页数:10
相关论文
共 50 条
  • [1] THE POLYBUS - A FLEXIBLE AND FAULT-TOLERANT MULTIPROCESSOR INTERCONNECTION
    MANNER, R
    DELUIGI, B
    SAALER, W
    SAUER, T
    WALTER, PV
    INTERFACES IN COMPUTING, 1984, 2 (01): : 45 - 68
  • [2] FAULT-TOLERANT MULTIPLE-BUS INTERCONNECTION NETWORKS
    SOSNOWSKI, J
    MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 25 - 32
  • [3] A hierarchical fault-tolerant interconnection network
    AbdElBarr, MH
    Daud, F
    AlTawil, KM
    CONFERENCE PROCEEDINGS OF THE 1996 IEEE FIFTEENTH ANNUAL INTERNATIONAL PHOENIX CONFERENCE ON COMPUTERS AND COMMUNICATIONS, 1996, : 123 - 128
  • [4] ON A FAULT-TOLERANT MULTISTAGE INTERCONNECTION NETWORK
    BANSAL, PK
    JOSHI, RC
    SINGH, K
    COMPUTERS & ELECTRICAL ENGINEERING, 1994, 20 (04) : 335 - 345
  • [5] A Reliable and Fault-Tolerant Interconnection Network
    邓亚平
    陈廷槐
    JournalofComputerScienceandTechnology, 1990, (02) : 117 - 126
  • [6] Fault-Tolerant Multistage Interconnection Network
    S.M. Bataineh
    B.Y. Allosl
    Telecommunication Systems, 2001, 17 : 455 - 472
  • [7] LARGE FAULT-TOLERANT INTERCONNECTION NETWORKS
    BERMOND, JC
    HOMOBONO, N
    PEYRAT, C
    GRAPHS AND COMBINATORICS, 1989, 5 (02) : 107 - 123
  • [8] Fault-tolerant multistage interconnection network
    Bataineh, SM
    Allosl, BY
    TELECOMMUNICATION SYSTEMS, 2001, 17 (04) : 455 - 472
  • [9] The Palindrome network for fault-tolerant interconnection
    Liao, YY
    Lu, M
    Tzeng, NF
    EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1996, : 556 - 561
  • [10] Scheduling fault-tolerant programs on multiple processors to maximize schedule reliability
    Czarnowski, I
    Jedrzejowicz, P
    Ratajczak, E
    COMPUTER SAFETY, RELIABILITY AND SECURITY, 1999, 1698 : 385 - 395