A GAAS 16X16 BIT PARALLEL MULTIPLIER

被引：18
|
作者：
NAKAYAMA, Y
SUYAMA, K
SHIMIZU, H
YOKOYAMA, N
OHNISHI, H
SHIBATOMI, A
ISHIKAWA, H
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1983年 / 18卷 / 05期
关键词：
D O I：
10.1109/JSSC.1983.1052000
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：599 / 603
页数：5
相关论文
共 50 条
  • [1] A MULTICHIP PACKAGED GAAS 16X16 PARALLEL MULTIPLIER
    SEKIGUCHI, T
    SAWADA, S
    HIROSE, T
    NISHIGUCHI, M
    SHIGA, N
    HAYASHI, H
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1992, 15 (04): : 444 - 450
  • [2] HIGH-SPEED GAAS 16 X 16-BIT PARALLEL MULTIPLIER
    NAKAYAMA, Y
    SUYAMA, K
    SHIMIZU, H
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 1983, 19 (04): : 417 - 429
  • [3] Design and Optimization of 16x16 Bit Multiplier Using Vedic Mathematics
    Gadakh, Sheetal N.
    Khade, Amitkumar
    2016 INTERNATIONAL CONFERENCE ON AUTOMATIC CONTROL AND DYNAMIC OPTIMIZATION TECHNIQUES (ICACDOT), 2016, : 460 - 464
  • [4] A NMOS LSI 16X16 MULTIPLIER
    WITTMER, NC
    MICHEJDA, JA
    GANNETT, JW
    BECHTOLD, PF
    TAYLOR, GW
    LIFSHITZ, N
    DENNIS, DC
    BAYRUNS, RJ
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 32 - 33
  • [5] DESIGN AND IMPLEMENTATION OF A TOTALLY SELF-CHECKING 16X16 BIT ARRAY MULTIPLIER
    KANOPOULOS, N
    CARABETTA, JH
    INTEGRATION-THE VLSI JOURNAL, 1992, 14 (02) : 215 - 228
  • [6] 8X8 MULTIPLIER AND 8-BIT MU-P PERFORM 16X16 BIT MULTIPLICATION
    MOR, S
    EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (20): : 147 - 152
  • [7] Design and Implementation of 16x16 Modified Booth Multiplier
    Manjunath
    Harikiran, Venama
    Manikanta, Kopparapu
    Sivanantham, S.
    Sivasankaran, K.
    PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
  • [8] A 45NS 16X16 CMOS MULTIPLIER
    KAJI, Y
    SUGIYAMA, N
    KITAMURA, Y
    OHYA, S
    KIKUCHI, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 84 - 85
  • [9] 16X16 BIT PARALLEL MULTIPLIER BASED ON 6K GATE ARRAY WITH 0.3-MU-M ALGAAS GAAS QUANTUM-WELL TRANSISTORS
    THIEDE, A
    BERROTH, M
    HURM, V
    NOWOTNY, U
    SEIBEL, J
    GOTZEINA, W
    SEDLER, M
    RAYNOR, B
    KOEHLER, K
    HOFMANN, P
    HUELSMANN, A
    KAUFEL, G
    SCHNEIDER, J
    ELECTRONICS LETTERS, 1992, 28 (11) : 1005 - 1007
  • [10] HIGH-SPEED GaAs 16 multiplied by 16-BIT PARALLEL MULTIPLIER.
    Nakayama, Yoshiro
    Suyama, Katsuhiko
    Shimizu, Haruo
    Fujitsu Scientific and Technical Journal, 1983, 19 (04): : 417 - 429
12345