A novel design of an ultra-low-cost (m × n) multilayer RAM structure in quantum-dot cellular automata nanotechnology

被引:0
|
作者
Sankit Ramkrishna Kassa
Bhavna Ambudkar
Prateek Gupta
Himansu Sekhar Pattanayak
Manoj Kumar
机构
[1] Symbiosis Institute of Technology,Department of Electronics and Telecommunication Engineering
[2] Symbiosis International Deemed University,Department of Computer Science
[3] School of Computer Science,undefined
[4] UPES,undefined
[5] NIT Kurukshetra,undefined
[6] School of Computer Science,undefined
[7] FEIS,undefined
[8] University of Wollongong in Dubai,undefined
[9] MEU Research Unit,undefined
[10] Middle East University,undefined
关键词
Random access memory; Multiplexer; D-latch; Quantum-dot cellular automata;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot cellular automata is pioneering nanotechnology, which has gained attention amongst the research community as a solid potential substitute against complementary metal oxide semiconductor (CMOS) technology. This paper explores a unique loop-based random-access memory (RAM) circuit with an asynchronous set and resets by utilizing an innovative (2 × 1) multiplexer and a D-latch in the design. Efficient designs of (1 × 4) RAM and (4 × 4) RAM, structured in three-layer, are implemented. The proposed multilayer designs are improved up to 20–30% over the existing single-layer and multilayer designs in terms of the total number of cells counts, area, latency, and overall cost. The proposed (4 × 4) RAM and (m × n) RAM structures show the excellent scalability of the projected RAM cells in designing complex circuits. The simulation results have been obtained, and their accuracy has been checked using QCADesigner 2.0.3 tool.
引用
收藏
页码:115 / 128
页数:13
相关论文
共 50 条
  • [1] A novel design of an ultra-low-cost (m x n) multilayer RAM structure in quantum-dot cellular automata nanotechnology
    Kassa, Sankit Ramkrishna
    Ambudkar, Bhavna
    Gupta, Prateek
    Pattanayak, Himansu Sekhar
    Kumar, Manoj
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 116 (03) : 115 - 128
  • [2] An Ultra-Low Cost Multilayer RAM in Quantum-Dot Cellular Automata
    Song, Zhixin
    Xie, Guangjun
    Cheng, Xin
    Wang, Lei
    Zhang, Yongqiang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3397 - 3401
  • [3] A Cost-Aware Efficient RAM Structure Based on Quantum-Dot Cellular Automata Nanotechnology
    Heydari, Mohammad
    Xiaohu, Zhou
    Lai, Kin Keung
    Afro, S.
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (12) : 3961 - 3972
  • [4] A Cost-Aware Efficient RAM Structure Based on Quantum-Dot Cellular Automata Nanotechnology
    Mohammad Heydari
    Zhou Xiaohu
    Kin Keung Lai
    S. Afro
    International Journal of Theoretical Physics, 2019, 58 : 3961 - 3972
  • [5] RAM design using quantum-dot cellular automata
    Walus, K
    Vetteth, A
    Jullien, GA
    Dimitrov, VS
    NANOTECH 2003, VOL 2, 2003, : 160 - 163
  • [6] Arithmetic design on quantum-dot cellular automata nanotechnology
    Hanninen, Ismo
    Takala, Jarmo
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2008, 5114 : 43 - 52
  • [7] Selective counter design in quantum-dot cellular automata nanotechnology
    Amirzadeh, Zaman
    Gholami, Mohammad
    Concurrency and Computation: Practice and Experience, 2022, 34 (10)
  • [8] Selective counter design in quantum-dot cellular automata nanotechnology
    Amirzadeh, Zaman
    Gholami, Mohammad
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (10):
  • [9] An ultra-dense and cost-efficient coplanar RAM cell design in quantum-dot cellular automata technology
    Mukesh Patidar
    Ankit Jain
    Keshav Patidar
    Surendra Kumar Shukla
    Ali H. Majeed
    Namit Gupta
    Nilesh Patidar
    The Journal of Supercomputing, 2024, 80 : 6989 - 7027
  • [10] An ultra-dense and cost-efficient coplanar RAM cell design in quantum-dot cellular automata technology
    Patidar, Mukesh
    Jain, Ankit
    Patidar, Keshav
    Shukla, Surendra Kumar
    Majeed, Ali H.
    Gupta, Namit
    Patidar, Nilesh
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (05): : 6989 - 7027