共 50 条
- [3] An Improved VLSI Architecture of S-box for AES Encryption 2013 INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT 2013), 2013, : 753 - 756
- [4] An Optimized S-Box for Advanced Encryption Standard (AES) Design 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATIONS (ICACC), 2012, : 154 - 157
- [5] Low Latency VLSI Architecture of S-box for AES Encryption PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT 2013), 2013, : 694 - 698
- [6] Statistical Analysis of S-Box in Rijndael-AES Algorithm and Formulation of an Enhanced S-Box JOURNAL OF INFORMATION ASSURANCE AND SECURITY, 2014, 9 (04): : 213 - 221
- [7] A New Improved AES S-box with Enhanced Properties INFORMATION SECURITY AND PRIVACY, ACISP 2020, 2020, 12248 : 125 - 141
- [9] Efficient Implementations of S-Box and Inverse S-Box for AES algorithm TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2037 - +
- [10] New Area Record for the AES Combined S-box/Inverse S-box 2018 IEEE 25TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2018, : 145 - 152