An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System

被引：0
|
作者：
Yung-Chi Chang
Chao-Chih Huang
Wei-Min Chao
Liang-Gee Chen
机构：
[1] National Taiwan University,DSP/IC Design Lab., Department of Electrical Engineering and Graduate Institute of Electronics Engineering
来源：
Journal of VLSI signal processing systems for signal, image and video technology | 2005年 / 41卷
关键词：
MPEG-4; video decoding; bitstream parsing processor; data partitioned bitstream parsing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, the bitstream parsing analysis and an efficient and flexible bitstream parsing processor are presented. The bitstream parsing analysis explores the critical part in bitstream parsing. Based on the result, the novel approaches to parse data partitioned bitstreams are presented. An efficient instruction set optimized for bitstream processing, especially for DCT coefficient decoding, is designed and the processor architecture can be programmed for various video standards. It has been integrated into an MPEG-4 video decoding system successfully and can achieve real time bitstream decoding with bitstream coded under 4CIF frame size with 30 fps, 8Mbps, which is the specification of MPEG-4 Advanced Simple Profile Level 5.
引用
收藏
页码：183 / 191
页数：8
相关论文
共 50 条
  • [1] An efficient embedded bitstream parsing processor for MPEG-4 video decoding system
    Chang, YC
    Huang, CC
    Chao, WM
    Chen, LG
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 183 - 191
  • [2] An efficient embedded bitstream parsing processor for MPEG-4 video decoding system
    Chang, YC
    Huang, CC
    Chao, WM
    Chen, LG
    2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 168 - 171
  • [3] MPEG-4 video bitstream structure analysis and its parsing architecture design
    Chang, HC
    Chang, YC
    Tsai, YB
    Fan, CP
    Chen, LG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 184 - 187
  • [4] Design and implementation of a bitstream parsing coprocessor for MPEG-4 video system-on-chip solution
    Chang, YC
    Chang, HC
    Chen, LG
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 188 - 191
  • [5] Optimized decoding scheme for erroneous MPEG-4 FGS bitstream
    Vehkaperä, J
    Peltola, J
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3423 - 3426
  • [6] An memory-efficient variable length decoding scheme for embedded MPEG-4 video decoders
    Guo, Hongxing
    Xia, Xiaojian
    Sun, Weiping
    Zbou, Jingli
    Yu, Shengsheng
    2006 8TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, VOLS 1-4, 2006, : 1694 - +
  • [7] MPEG-4 video codec IP design with a configurable embedded processor
    Kim, JG
    Kuo, CCJ
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 776 - 779
  • [8] Reconfigurable DSP's for efficient MPEG-4 video and audio decoding
    Pretty, C
    Chase, JG
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 63 - 67
  • [9] Past shape decoding for MPEG-4 video
    Thinakaran, J
    Ho, DJ
    Ling, N
    2000 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2000, : 110 - 119
  • [10] Evaluating MPEG-4 video decoding complexity
    Valentim, J
    Nunes, P
    Pereira, F
    PROCEEDINGS OF WORKSHOP AND EXHIBITION ON MPEG-4, 2002, : 29 - 32
12345