High aspect ratio silicon trench fabrication by inductively coupled plasma

被引:0
|
作者
C. K. Chung
H. C. Lu
T. H. Jaw
机构
[1] Microsystems Laboratory,
[2] Industrial Technology Research Institute,undefined
[3] Chutung,undefined
[4] Hsinchu 310,undefined
[5] Taiwan,undefined
[6] ROC,undefined
来源
关键词
Silicon; Aspect Ratio; Trench; Feature Size; High Aspect Ratio;
D O I
暂无
中图分类号
学科分类号
摘要
Very high aspect ratio silicon trench with nearly vertical sidewall profile had been demonstrated by inductively coupled plasma (ICP) etching. This silicon trench with aspect ratio more than 30 and vertical sidewall were basically fabricated by STS ASETM technology and controlled at proper process parameters. We controlled the appropriate platen power and reaction gas to solve the problem of more positive profile at high aspect ratio trench and avoid the bowing formation on the sidewall simultaneously. Different feature sizes for silicon trench were designed to study the aspect ratio dependent etching properties. The 2.2 μm wide trench etched had aspect ratio of 33 and etching rate of 1.8 μm/min while the 5.0 μm wide trench had aspect ratio of 20 and etching rate of 2.5 μm/min.
引用
收藏
页码:106 / 108
页数:2
相关论文
共 50 条
  • [1] High aspect ratio silicon trench fabrication by inductively coupled plasma
    Chung, CK
    Lu, HC
    Law, TH
    MICROSYSTEM TECHNOLOGIES, 2000, 6 (03) : 106 - 108
  • [2] RIE lag in high aspect ratio trench etching of silicon
    Jansen, H
    deBoer, M
    Wiegerink, R
    Tas, N
    Smulders, E
    Neagu, C
    Elwenspoek, M
    MICROELECTRONIC ENGINEERING, 1997, 35 (1-4) : 45 - 50
  • [3] The Fabrication of an Applicative Device for Trench Width and Depth Using Inductively Coupled Plasma and the Bulk Silicon Etching Process
    Woo, Jong-Chang
    Choi, Chang-Auck
    Kim, Chang-Il
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2014, 15 (01) : 49 - 54
  • [4] Advanced plasma processing combined with trench isolation technology for fabrication and fast prototyping of high aspect ratio MEMS in standard silicon wafers
    Sarajlic, E
    de Boer, MJ
    Jansen, HV
    Arnal, N
    Puech, M
    Krijnen, G
    Elwenspoek, M
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2004, 14 (09) : S70 - S75
  • [5] Fabrication of a high aspect ratio nanoporous array on silicon
    Ho, Jing-Yu
    Chang, Kang J.
    Wang, Gou-Jen
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (11): : 1849 - 1856
  • [6] Fabrication of a high aspect ratio nanoporous array on silicon
    Jing-Yu Ho
    Kang J. Chang
    Gou-Jen Wang
    Microsystem Technologies, 2012, 18 : 1849 - 1856
  • [7] High aspect ratio via etching conditions for deep trench of silicon
    Park, WJ
    Kim, JH
    Cho, SM
    Yoon, SG
    Suh, SJ
    Yoon, DH
    SURFACE & COATINGS TECHNOLOGY, 2003, 171 (1-3): : 290 - 295
  • [8] Fabrication of High Aspect Ratio Silicon Nanochannel Arrays
    Bien, Daniel C. S.
    Lee, Hing Wah
    Saman, Rahimah Mohd
    ECS SOLID STATE LETTERS, 2012, 1 (03) : P45 - P47
  • [9] Nanofabrication of high aspect ratio (∼50:1) sub-10nm silicon nanowires using inductively coupled plasma etching
    Mirza, Muhammad M.
    Zhou, Haiping
    Velha, Philippe
    Li, Xu
    Docherty, Kevin E.
    Samarelli, Antonio
    Ternent, Gary
    Paul, Douglas J.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (06):
  • [10] Aspect ratio dependence of silicon trench oxidation in downstream of microwave oxygen plasma
    Takahashi, Syuji
    Taniuchi, Yasuyuki
    Utsumi, Michiaki
    Shindo, Haruo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2019, 58 (01)