“S-Box” Implementation of AES Is Not Side Channel Resistant

被引:0
|
作者
Ashokkumar C.
Bholanath Roy
M. Bhargav Sri Venkatesh
Bernard L. Menezes
机构
[1] Indian Institute of Technology Bombay,Department of Computer Science and Technology
关键词
AES; Side channel; Cache; Lookup table; 2-round attack;
D O I
10.1007/s41635-019-00082-w
中图分类号
学科分类号
摘要
Several successful cache-based attacks have provided strong impetus for developing side channel resistant software implementations of AES. One of the best-known countermeasures—use of a “minimalist” 256-byte look-up table—has been employed in the latest (assembly language) versions. Software and hardware pre-fetching and out-of-order execution in modern processors have served to further shrink the attack surface. Despite these odds, we devise and implement two strategies to retrieve the complete AES key. The first uses adaptively chosen plaintext and random plaintext in a 2-round attack. The second strategy employs only about 50 blocks of random plaintext in a novel single round attack. The attack can be extended to spying on table accesses during decryption in a ciphertext-only attack. We also present an analytical model to explain the effect of false positives and false negatives and capture various practical tradeoffs involving number of blocks of plaintext, offline computation time for key retrieval and success probability.
引用
收藏
页码:86 / 97
页数:11
相关论文
共 50 条
  • [1] A side-channel analysis resistant description of the AES S-box
    Oswald, E
    Mangard, S
    Pramstaller, N
    Rijmen, V
    FAST SOFTWARE ENCRYPTION, 2005, 3557 : 413 - 423
  • [2] Preventing the side-channel leakage of masked AES S-Box
    Ghosh, Santosh
    Alam, Monjur
    Kumar, Kundan
    Mukhopadhyay, Debdeep
    Chowdhury, Dipanwita Roy
    ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 15 - +
  • [3] Smashing the implementation records of aes s-box
    Reyhani-Masoleh A.
    Taha M.
    Ashmawy D.
    2018, Ruhr-University of Bochum (2018): : 298 - 336
  • [4] A Compact Implementation of Masked AES S-Box
    Wei, Wei
    Cui, Xiaoxin
    Wu, Di
    Li, Rui
    Ma, Kaisheng
    Yu, Dunshan
    Cui, Xiaole
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 899 - 901
  • [5] Hardware implementation of compact AES S-box
    Zhang, Xiaoqiang
    Wu, Ning
    Yan, Gaizhen
    Dong, Liling
    IAENG International Journal of Computer Science, 2015, 42 (02) : 125 - 131
  • [6] Implementation of AES S-Box Based on VHDL
    Yu, Zhichao
    INNOVATIVE COMPUTING AND INFORMATION, ICCIC 2011, PT I, 2011, 231 : 52 - 58
  • [7] A Faster Hardware Implementation of the AES S-box
    Ashmawy, Doaa
    Reyhani-Masoleh, Arash
    2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 123 - 130
  • [8] A Combinational Logic Implementation of S-box of AES
    Shastry, P. V. S.
    Agnihotri, Anuja
    Kachhwaha, Divya
    Singh, Jayasmita
    Sutaone, M. S.
    2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
  • [9] Hardware Implementation of AES Algorithm with Logic S-box
    Oukili, Soufiane
    Bri, Seddik
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (09)
  • [10] FPGA Implementation of Combined S-Box and InvS-Box of AES
    Rao, M. Rajeswara
    Sharma, R. K.
    2017 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2017, : 566 - 571