共 50 条
- [1] A side-channel analysis resistant description of the AES S-box FAST SOFTWARE ENCRYPTION, 2005, 3557 : 413 - 423
- [2] Preventing the side-channel leakage of masked AES S-Box ADCOM 2007: PROCEEDINGS OF THE 15TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATIONS, 2007, : 15 - +
- [3] Smashing the implementation records of aes s-box 2018, Ruhr-University of Bochum (2018): : 298 - 336
- [4] A Compact Implementation of Masked AES S-Box 2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 899 - 901
- [6] Implementation of AES S-Box Based on VHDL INNOVATIVE COMPUTING AND INFORMATION, ICCIC 2011, PT I, 2011, 231 : 52 - 58
- [7] A Faster Hardware Implementation of the AES S-box 2021 IEEE 28TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH 2021), 2021, : 123 - 130
- [8] A Combinational Logic Implementation of S-box of AES 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
- [10] FPGA Implementation of Combined S-Box and InvS-Box of AES 2017 4TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2017, : 566 - 571