共 50 条
- [2] Bayesian Statistical Model Checking with Application to Stateflow/Simulink Verification HSSC 10: PROCEEDINGS OF THE 13TH ACM INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2010, : 243 - 252
- [3] Formal Verification of Simulink/Stateflow Diagrams AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, ATVA 2015, 2015, 9364 : 464 - 481
- [4] Statistical Model Checking of Simulink Models with Plasma Lab FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS, (FTSCS 2015), 2016, 596 : 259 - 264
- [5] A Step Towards Verification and Synthesis from Simulink/Stateflow Models HSCC 11: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON HYBRID SYSTEMS: COMPUTATION AND CONTROL, 2011, : 317 - 318
- [6] Analog Circuit Verification by Statistical Model Checking 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
- [7] Change Simulink/Stateflow model to HLA federate Xitong Fangzhen Xuebao / Journal of System Simulation, 2002, 14 (07):
- [8] SIMPPAAL: A Framework for Statistical Model Checking of Industrial Simulink Models LEVERAGING APPLICATIONS OF FORMAL METHOD, VERIFICATION AND VALIDATION: SPECIFICATION AND VERIFICATION, PT III, ISOLA 2024, 2025, 15221 : 220 - 246
- [9] Verification of Interlocking Systems Using Statistical Model Checking 2017 IEEE 18TH INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING (HASE 2017), 2017, : 61 - 68
- [10] Statistical model checking for steady state dependability verification DEPEND: 2009 SECOND INTERNATIONAL CONFERENCE ON DEPENDABILITY, 2009, : 166 - 169