共 17 条
- [1] Reducing data hazards on multi-pipelined DSP architecture with loop scheduling JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1998, 18 (02): : 111 - 123
- [3] Loop scheduling to minimize cost with data mining and prefetching for heterogeneous DSP PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2006, : 572 - +
- [5] Real-time scheduling for pipelined execution of data flow graphs on a realistic multiprocessor architecture 1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3314 - 3317
- [6] SHARP: Efficient loop scheduling with data hazard reduction on multiple pipeline DSP systems VLSI SIGNAL PROCESSING, IX, 1996, : 253 - 262
- [7] Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture Journal of Signal Processing Systems, 2009, 57 : 363 - 379
- [8] Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 57 (03): : 363 - 379
- [9] Loop Transforming for Reducing Data Alignment on Multi-Core SIMD Processors JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 74 (02): : 137 - 150
- [10] Loop Transforming for Reducing Data Alignment on Multi-Core SIMD Processors Journal of Signal Processing Systems, 2014, 74 : 137 - 150