Modelling the degradation in the subthreshold characteristics of submicrometre LDD PMOSFETs under hot-carrier stressing

被引:7
|
作者
Qin, WH [1 ]
Chim, WK [1 ]
Chan, DSH [1 ]
Lou, CL [1 ]
机构
[1] Natl Univ Singapore, Ctr Integrated Circuit Failure Anal & Realibil, Fac Engn, Singapore 119260, Singapore
关键词
D O I
10.1088/0268-1242/13/5/003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot-carrier injection is observed increasingly to degrade the subthreshold characteristics with the scaling of LDD PMOSFETs. A physical subthreshold current model is applied to the fresh and hot-carrier-stressed submicrometre channel length devices, The channel length reduction is subsequently extracted. An empirical relationship is developed to characterize the degradation parameters as a function of stress time and channel length. With the use of this relationship, we can determine the device lifetime or predict the minimum allowable channel length (for a certain percentage of degradation and lifetime) that is applicable for a specific technology. The degradation of the PMOSFET subthreshold current, which imposes a major limit on device reliability for deep-submicron technology and low-power applications, is fully described by a physical analytical model.
引用
收藏
页码:453 / 459
页数:7
相关论文
共 50 条
  • [1] Modelling the hot-carrier induced degradation in the subthreshold characteristics of submicrometer LDD PMOSFETs
    Lou, CL
    Qin, WH
    Chim, WK
    Chan, DSH
    PROCEEDINGS OF THE 1997 6TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 1997, : 127 - 132
  • [2] Hot-carrier degradation characteristics and explanation in 0.25 μm PMOSFETs
    Liu, HX
    Hao, Y
    Hawkins, ID
    Peaker, AR
    CHINESE PHYSICS, 2005, 14 (08): : 1644 - 1648
  • [3] HOT-CARRIER STRESSING DAMAGE IN WIDE AND NARROW LDD NMOS TRANSISTORS
    BOURCERIE, M
    DOYLE, BS
    MARCHETAUX, JC
    BOUDOU, A
    MINGAM, H
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (03) : 132 - 134
  • [4] A new insight into the degradation behavior of the LDD N-MOSFET during dynamic hot-carrier stressing
    Ang, DS
    IEEE ELECTRON DEVICE LETTERS, 2001, 22 (11) : 553 - 555
  • [5] Temperature effects on the hot-carrier induced degradation of pMOSFETs
    Chen, Shuang-Yuan
    Tu, Chia-Hao
    Lin, Jung-Chun
    Kao, Po-Wei
    Lin, Wen-Cheng
    Jhou, Ze-Wei
    Chou, Sam
    Ko, Joe
    Haung, Heng-Sheng
    2006 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2006, : 163 - +
  • [6] Coupling between hot-carrier degradation modes of pMOSFETs
    Janapaty, V
    Bhuva, B
    Bui, N
    Kerns, S
    MICROELECTRONIC MANUFACTURING YIELD, RELIABILITY, AND FAILURE ANALYSIS III, 1997, 3216 : 145 - 148
  • [7] Modeling of hot-carrier stressed characteristics of submicrometer pMOSFETs
    Jang, SL
    Tang, TH
    Chen, YS
    Sheu, CJ
    SOLID-STATE ELECTRONICS, 1996, 39 (07) : 1043 - 1049
  • [8] Modeling of hot-carrier stressed characteristics of submicrometer pMOSFETs
    Natl Taiwan Inst of Technology, Taipei, Taiwan
    Solid State Electron, 7 (1043-1049):
  • [9] TIME-DEPENDENCE OF HOT-CARRIER DEGRADATION IN LDD NMOSFETS
    WANG, Q
    KRAUTSCHNEIDER, WH
    BROX, M
    WEBER, W
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 441 - 444
  • [10] Modelling hot-carrier degradation of LDD NMOSFETs by using a high-resolution measurement technique
    Dreesen, R.
    Croes, K.
    Manca, J.
    De Ceuninck, W.
    De Schepper, L.
    Pergoot, A.
    Groeseneken, G.
    Microelectronics Reliability, 39 (6-7): : 785 - 790