On nanoelectronic architectural challenges and solutions

被引：0
|
作者：
Beiu, V [1 ]
Rückert, U [1 ]
Roy, S [1 ]
Nyathi, J [1 ]
机构：
[1] Washington State Univ, Ctr Neural Inspired Nano Architectures, Pullman, WA 99164 USA
来源：
2004 4TH IEEE CONFERENCE ON NANOTECHNOLOGY | 2004年
关键词：
computer architectures; nanotechnology; semiconductor devices;
D O I：
暂无
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
This paper discusses the many challenges in the design of future nano architectures that result from the use of nanoelectronic devices. The relations among these challenges are studied, and an unfortunately subjective relative ranking is proposed. Possible solutions are suggested.
引用
收藏
页码：628 / 631
页数：4
相关论文
共 50 条
  • [1] Architectural challenges and solutions for petascale postprocessing
    Childs, Hank
    SCIDAC 2007: SCIENTIFIC DISCOVERY THROUGH ADVANCED COMPUTING, 2007, 78
  • [2] Challenges and Solutions for the SKA TM Architectural Team
    Di Carlo, Matteo
    Bridger, Alan
    Le Roux, Gerhard
    Chaudhuri, Subhrojyoti R.
    SOFTWARE AND CYBERINFRASTRUCTURE FOR ASTRONOMY V, 2018, 10707
  • [3] Integration Challenges and Opportunities of Nanoelectronic Devices
    Nishi, Yoshio
    ULSI PROCESS INTEGRATION 6, 2009, 25 (07): : 19 - 31
  • [4] Network Mobility Management Challenges, Directions, and Solutions: An Architectural Perspective
    Al-Khalidi, Mohammed
    Al-Zaidi, Rabab
    Hammoudeh, Mohammad
    ELECTRONICS, 2022, 11 (17)
  • [5] Architectural Challenges and Solutions for Collocated LWIP - A Network Layer Perspective
    Pasca, Thomas Valerrian S.
    Amogh, P. C.
    Mishra, Debashisha
    Dheeravath, Nagamani
    Rangisetti, Anil Kumar
    Tamma, Bheemarjuna Reddy
    Franklin, Antony A.
    2017 TWENTY-THIRD NATIONAL CONFERENCE ON COMMUNICATIONS (NCC), 2017,
  • [6] Architectural versus physical solutions for on-chip communication challenges
    Burger, D
    CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, 2003, : 74 - 74
  • [7] Interplanetary Networks: Architectural Analysis, Technical Challenges and Solutions Overview
    Araniti, Giuseppe
    Bisio, Igor
    De Sanctis, Mauro
    2010 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, 2010,
  • [8] Architectural-level fault tolerant computation in nanoelectronic processors
    Rao, WJ
    Orailoglu, A
    Karri, R
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 533 - 539
  • [9] Hybrid CMOS/Nanoelectronic Circuits: Opportunities and Challenges
    Likharev, Konstantin K.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2008, 3 (03) : 203 - 230
  • [10] IoT-Enabled Motion Control: Architectural Design Challenges and Solutions
    Lesi, Vuk
    Jakovljevic, Zivana
    Pajic, Miroslav
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2023, 19 (03) : 2284 - 2294
12345