A Biosensor-CMOS Platform and Integrated Readout Circuit in 0.18-μm CMOS Technology for Cancer Biomarker Detection

被引:17
|
作者
Alhoshany, Abdulaziz [1 ]
Sivashankar, Shilpa [2 ]
Mashraei, Yousof [1 ]
Omran, Hesham [3 ]
Salama, Khaled N. [1 ]
机构
[1] KAUST, Comp Elect & Math Sci & Engn Div CEMSE, Thuwal 239556900, Saudi Arabia
[2] North Carolina State Univ, Univ Chapel Hill, Dept Biomed Engn, Raleigh, NC 27695 USA
[3] Ain Shams Univ, Fac Engn, Integrated Circuits Lab, Cairo 11535, Egypt
来源
SENSORS | 2017年 / 17卷 / 09期
关键词
biosensor; interdigitated electrodes; SSAT enzyme diagnostic platform; capacitive sensor interface; early cancer detection; CMOS; SPERMIDINE/SPERMINE N-1-ACETYLTRANSFERASE SSAT; TO-DIGITAL CONVERTER; RAMAN-SPECTROSCOPY; SENSOR; LINE; CHAIN; ARRAY; CHIP;
D O I
10.3390/s17091942
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
This paper presents a biosensor-CMOS platform for measuring the capacitive coupling of biorecognition elements. The biosensor is designed, fabricated, and tested for the detection and quantification of a protein that reveals the presence of early-stage cancer. For the first time, the spermidine/spermine N1 acetyltransferase (SSAT) enzyme has been screened and quantified on the surface of a capacitive sensor. The sensor surface is treated to immobilize antibodies, and the baseline capacitance of the biosensor is reduced by connecting an array of capacitors in series for fixed exposure area to the analyte. A large sensing area with small baseline capacitance is implemented to achieve a high sensitivity to SSAT enzyme concentrations. The sensed capacitance value is digitized by using a 12-bit highly digital successive-approximation capacitance-to-digital converter that is implemented in a 0.18 mu m CMOS technology. The readout circuit operates in the near-subthreshold regime and provides power and area efficient operation. The capacitance range is 16.137 pF with a 4.5 fF absolute resolution, which adequately covers the concentrations of 10 mg/L, 5 mg/L, 2.5 mg/L, and 1.25 mg/L of the SSAT enzyme. The concentrations were selected as a pilot study, and the platform was shown to demonstrate high sensitivity for SSAT enzymes on the surface of the capacitive sensor. The tested prototype demonstrated 42.5 mu S of measurement time and a total power consumption of 2.1 mu W.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A Fully Integrated VCO in 0.18-μm CMOS Technology for a Bluetooth Transceiver
    Duan, Ji-hai
    Qin, Chao
    2009 ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIMEASIA 2009), 2009, : 41 - 44
  • [2] An on-chip antenna integrated with a transceiver in 0.18-μm CMOS technology
    Song, Yexi
    Wu, Yunqiu
    Sun, Min
    Yang, Guang
    Zhang, Xiaoning
    Zhao, Chenxi
    Ban, Yongling
    Tang, Xiaohong
    Kang, Kai
    IEICE ELECTRONICS EXPRESS, 2017, 14 (19):
  • [3] Enhancing circuit development and layout implementation of benchmark circuit in 0.18-μm CMOS technology
    Matthew, Joel Matthew Thomas
    Hashim, Nur Zatil Ismah
    Hamid, Sofiyah Sal
    Rhaffor, Nuha A.
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2025, 18 (01): : 1 - 6
  • [4] A power-efficient LVDS driver circuit in 0.18-μm CMOS technology
    Tajalli, Armin
    Leblebici, Yusuf
    2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 145 - 148
  • [5] An Integrated LVDS Transmitter in 0.18-μm CMOS Technology With High Immunity to EMI
    Matig-a, Gilbert Andrew
    Yuce, Mehmet Rasit
    Redoute, Jean-Michel
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2015, 57 (01) : 128 - 134
  • [6] 3-GHz Silicon Photodiodes Integrated in a 0.18-μm CMOS Technology
    Ciftcioglu, Berkehan
    Zhang, Jie
    Zhang, Lin
    Marciante, John R.
    Zuegel, Jonathan D.
    Sobolewski, Roman
    Wu, Hlli
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2008, 20 (21-24) : 2069 - 2071
  • [7] Design of CMOS Low-Dropout Voltage Regulator for Power Management Integrated Circuit in 0.18-μm Technology
    Murad, S. A. Z.
    Harun, A.
    Isa, M. N. M.
    Mohyar, S. N.
    Sapawi, R.
    Karim, J.
    2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
  • [8] A Novel Pre-Distortion Circuit of Lasers Fabricated in 0.18-μm CMOS Technology
    Fan, Chen
    Wang, Zhi-Gong
    Wang, Rong
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2017, 29 (22) : 1987 - 1989
  • [9] CMOS 0.18-μm INTEGRATED POWER AMPLIFIER FOR UWB SYSTEMS
    Makarov, D. G.
    Krizhanovskii, V. V.
    Shu, Chang
    Krizhanovskii, V. G.
    2008 4TH INTERNATIONAL CONFERENCE ON ULTRAWIDEBAND AND ULTRASHORT IMPULSE SIGNALS, PROCEEDINGS, 2008, : 153 - +
  • [10] Cost-effective integrated RF power transistor in 0.18-μm CMOS technology
    Yan, Tao
    Liao, Huailin
    Xiong, Yong Zhong
    Zeng, Rong
    Shi, Jinglin
    Huang, Ru
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (10) : 856 - 858