Switching Losses Minimized Harmonic Elimination for Two-level Inverters

被引:1
|
作者
Yang, Kehu [1 ]
Pan, Suna [1 ]
Li, Huawei [2 ]
机构
[1] China Univ Min & Technol, Sch Mech Elect & Informat Engn, Beijing, Peoples R China
[2] Beijing Inst Aerosp Test Technol, Beijing, Peoples R China
基金
美国国家科学基金会;
关键词
harmonic elimination; switching losses; binary quadratic programming; PWM;
D O I
10.1109/ECCE47101.2021.9595210
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
In selective harmonic elimination (SHE), if there are N switching angles, N-1 harmonics can be eliminated, however, can we use fewer switching angles to eliminate the same number of harmonics? No one has ever thought about this question. In this paper, based on the discrete representation of two-level PWM waveforms, a binary quadratic programming (BQP) model is proposed to minimize the switching losses and meanwhile eliminate the harmonics. In this model, the switching losses which is closely related to the jump times of the PWM waveform is formulated to a quadratic objective function, and the numerical approximation of the Fourier coefficients are treated as the constraints which control the fundamental and eliminate the harmonics. This BQP model is solved by using the optimization toolbox YALMIP and some results are given, in which the switching angles required to eliminate the same number of harmonics are significantly reduced compared to the SHE method. Experiments on a two-level inverter verify the correctness of this method.
引用
收藏
页码:2915 / 2921
页数:7
相关论文
共 50 条
  • [1] Instantaneous Conduction and Switching Losses in Two-level Voltage Source Inverters
    Fakharmanesh, Mahdi
    Hackl, Christoph M.
    Perini, Roberto
    2017 1ST IEEE INTERNATIONAL CONFERENCE ON ENVIRONMENT AND ELECTRICAL ENGINEERING AND 2017 17TH IEEE INDUSTRIAL AND COMMERCIAL POWER SYSTEMS EUROPE (EEEIC / I&CPS EUROPE), 2017,
  • [2] Regular-sampled harmonic elimination PWM control of single-phase two-level inverters
    Bowes, SR
    Holliday, D
    Grewal, S
    IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2001, 148 (04): : 309 - 314
  • [3] Reduced Switching Random PWM Technique for Two-Level Inverters
    Bhattacharya, Subhadeep
    Mascarella, Diego
    Joos, Geza
    Moschopoulos, Gerry
    2015 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2015, : 695 - 702
  • [4] Switching losses and harmonic investigations in multilevel inverters
    Chaturvedi, Pradyumn K.
    Jain, Shailendra
    Agrawal, Pramod
    Nema, Rajesh K.
    Sao, Kaushal K.
    IETE JOURNAL OF RESEARCH, 2008, 54 (04) : 297 - 307
  • [5] Modular design of soft-switching circuits for two-level and three-level inverters
    Chang, JJ
    Hu, J
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (01) : 131 - 139
  • [6] Modular design of soft-switching circuit for two-level and three-level inverters
    Hu, J
    Chang, J
    Peng, FZ
    IPEMC 2000: THIRD INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, PROCEEDINGS, 2000, : 143 - 146
  • [7] Adapted near-state PWM for dual two-level inverters in order to reduce common-mode voltage and switching losses
    Aghazadeh, Amir
    Khodabakhshi-Javinani, Naser
    Nafisi, Hamed
    Davari, Masoud
    Pouresmaeil, Edris
    IET POWER ELECTRONICS, 2019, 12 (04) : 676 - 685
  • [8] Subfundamental Cycle Switching Frequency Variation for Switching Losses Reduction of a Two-Level Inverter Traction Drive
    Bhattacharya, Subhadeep
    Sharma, Sourabh Kumar
    Mascarella, Diego
    Joos, Geza
    IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, 2017, 3 (03): : 646 - 655
  • [9] Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters
    Holmes, DG
    McGrath, BP
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) : 574 - 582
  • [10] Improved design of three-level NPC inverters in comparison to two-level inverters
    Jafari, Hengameh Kojooyan
    Radan, Ahmad
    WSEAS Transactions on Circuits and Systems, 2009, 8 (02): : 207 - 216