A 4 kb Metal-Fuse OTP-ROM Macro Featuring a 2 V Programmable 1.37 μm2 1T1R Bit Cell in 32 nm High-k Metal-Gate CMOS

被引：26

作者：

Kulkarni, Sarvesh H. ^{[1
]}

Chen, Zhanping ^{[1
]}

He, Jun ^{[1
]}

Jiang, Lei ^{[1
]}

Pedersen, M. Brian ^{[1
]}

Zhang, Kevin ^{[1
]}

机构：

[1] Intel Corp, Hillsboro, OR 97124 USA

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2010年 / 45卷 / 04期

关键词：

High-density PROM; metal fuse; one-time-programmable ROM (OTP-ROM);

D O I：

10.1109/JSSC.2010.2040115

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A 4 kb high-density PROM array featuring the first high-volume manufacturable metal-fuse technology in 32 nm high-k metal-gate CMOS is introduced. In contrast to traditional salicided polysilicon based 2-D fuse cells, the metal-fuse technology enables a 3-D cell topology with program device and fuse element stacked on each other, achieving a 1.37 mu m(2) cell footprint. The 128-row by 32-column array with an asymmetric tunable static sense scheme can operate down to 0.5 V and provides multi-bit programming capability. Programming success using a 2 V-1 mu s pulse condition is demonstrated. The technology is scalable and maintains full compatibility with modern high-k metal-gate processes.

引用

页码：863 / 868

页数：6

共 14 条

[1] High-Density 3-D Metal-Fuse PROM featuring 1.37μm2 1T1R Bit Cell in 32nm High-k Metal-Gate CMOS Technology
Kulkarni, Sarvesh H.
Chen, Zhanping
He, Jun
Jiang, Lei
Pedersen, Brian
Zhang, Kevin
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 28 - 29
[2] Low-Voltage Metal-Fuse Technology featuring a 1.6V-Programmable 1T1R Bit Cell with an Integrated 1V Charge Pump in 22nm Tri-gate process
Kulkarni, S. H.
Chen, Z.
Srinivasan, B.
Pedersen, B.
Bhattacharya, U.
Zhang, K.
2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
[3] Low-Voltage Metal-Fuse Technology featuring a 1.6V-Programmable 1T1R Bit Cell with an Integrated 1V Charge Pump in 22nm Tri-gate process
Kulkarni, S. H.
Chen, Z.
Srinivasan, B.
Pedersen, B.
Bhattacharya, U.
Zhang, K.
2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
[4] A 0.9um2 1T1R Bit Cell in 14nm SoC Process for Metal-Fuse OTP Array with Hierarchical Bitline, Bit Level Redundancy, and Power Gating
Chen, Z.
Kulkarni, S. H.
Dorgan, V. E.
Bhattacharya, U.
Zhang, K.
2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
[5] A High-Density Metal-Fuse Technology Featuring a 1.6 V Programmable Low-Voltage Bit Cell With Integrated 1 V Charge Pumps in 22 nm Tri-Gate CMOS
Kulkarni, Sarvesh H.
Chen, Zhanping
Srinivasan, Balaji
Pedersen, Brian
Bhattacharya, Uddalak
Zhang, Kevin
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) : 1003 - 1008
[6] A 0.9-μm2 1T1R Bit Cell in 14-nm High-Density Metal Fuse Technology for High-Volume Manufacturing and In-Field Programming
Chen, Zhanping
Kulkarni, Sarvesh H.
Dorgan, Vincent E.
Rajarshi, Salil Manohar
Jiang, Lei
Bhattacharya, Uddalak
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (04) : 933 - 939
[7] A 32nm Logic Technology Featuring 2nd-Generation High-k plus Metal-Gate Transistors, Enhanced Channel Strain and 0.171μm2 SRAM Cell Size in a 291Mb Array
Natarajan, S.
Armstrong, M.
Bost, M.
Brain, R.
Brazier, M.
Chang, C-H
Chikarmane, V.
Childs, M.
Deshpande, H.
Dev, K.
Ding, G.
Ghani, T.
Golonzka, O.
Han, W.
He, J.
Heussner, R.
James, R.
Jin, I.
Kenyon, C.
Klopcic, S.
Lee, S-H.
Liu, M.
Lodha, S.
McFadden, B.
Murthy, A.
Neiberg, L.
Neirynck, J.
Packan, P.
Pae, S.
Parker, C.
Pelto, C.
Pipes, L.
Sebastian, J.
Seiple, J.
Sell, B.
Sivakumar, S.
Song, B.
Tone, K.
Troeger, T.
Weber, C.
Yang, M.
Yeoh, A.
Zhang, K.
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST, 2008, : 941 - 943
[8] High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149μm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper
Greene, B.
Liang, Q.
Amarnath, K.
Wang, Y.
Schaeffer, J.
Cai, M.
Liang, Y.
Saroop, S.
Cheng, J.
Rotondaro, A.
Han, S-J.
Mo, R.
McStay, K.
Ku, S.
Pal, R.
Kumar, M.
Dirahoui, B.
Yang, B.
Tamweber, F.
Lee, W-H.
Steigerwalt, M.
Weijtmans, H.
Holt, J.
Black, L.
Samavedam, S.
Turner, M.
Ramani, K.
Lee, D.
Belyansky, M.
Chowdhury, M.
Aime, D.
Min, B.
van Meer, H.
Yin, H.
Chan, K.
Angyal, M.
Zaleski, M.
Ogunsola, O.
Child, C.
Zhuang, L.
Yan, H.
Permana, D.
Sleight, J.
Guo, D.
Mittl, S.
Ioannou, D.
Wu, E.
Chudzik, M.
Park, D-G.
Brown, D.
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 140 - +
[9] High Performance 32nm SOI CMOS with High-k/Metal Gate and 0.149μm2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper
Greene, B.
Liang, Q.
Amarnath, K.
Wang, Y.
Schaeffer, J.
Cai, M.
Liang, Y.
Saroop, S.
Cheng, J.
Rotondaro, A.
Han, S-J.
Mo, R.
McStay, K.
Ku, S.
Pal, R.
Kumar, M.
Dirahoui, B.
Yang, B.
Tamweber, F.
Lee, W-H.
Steigerwalt, M.
Weijtmans, H.
Holt, J.
Black, L.
Samavedam, S.
Turner, M.
Ramani, K.
Lee, D.
Belyansky, M.
Chowdhury, M.
Aime, D.
Min, B.
van Meer, H.
Yin, H.
Chan, K.
Angyal, M.
Zaleski, M.
Ogunsola, O.
Child, C.
Zhuang, L.
Yan, H.
Permana, D.
Sleight, J.
Guo, D.
Mittl, S.
Ioannou, D.
Wu, E.
Chudzik, M.
Park, D-G.
Brown, D.
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : A140 - A141
[10] Fully-depleted SOI technology using high-K and single-metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell
Fenouillet-Beranger, C.
Denorme, S.
Icard, B.
Boeuf, F.
Coignus, J.
Faynot, O.
Brevard, L.
Buj, C.
Soonekindt, C.
Todeschini, J.
Le-Denmat, J. C.
Loubet, N.
Gallon, C.
Perreau, P.
Manakli, S.
Minghetti, B.
Pain, L.
Amal, V.
Vandooren, A.
Aime, D.
Tosti, L.
Savardi, C.
Broekaart, M.
Gouraud, P.
Leverd, F.
Dejonghe, V.
Brun, P.
Guillermet, M.
Aminpur, M.
Barnola, S.
Rouppert, F.
Martin, F.
Salvetat, T.
Lhostis, S.
Laviron, C.
Auriac, N.
Kormann, T.
Chabanne, G.
Gaillard, S.
Belmont, O.
Laffosse, E.
Barge, D.
Zauner, A.
Tarnowka, A.
Romanjee, K.
Brut, H.
Lagha, A.
Bonnetier, S.
Joly, F.
Mayet, N.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 267 - +

← 1 2 →