A Compact Phase Change Memory Model With Dynamic State Variables

被引:13
|
作者
Hu, Huifang [1 ,2 ]
Liu, Dayong [1 ]
Chen, Xuhui [1 ]
Dong, Deqi [1 ]
Cui, Xiaole [1 ]
Liu, Ming [1 ,3 ,4 ]
Lin, Xinnan [1 ]
Zhang, Lining [5 ]
Chan, Mansun [2 ]
机构
[1] Peking Univ, Shenzhen Grad Sch, ECE, Shenzhen Key Lab Adv Electron Device Integrat, Shenzhen 518055, Guangdong, Peoples R China
[2] Shenzhen Res Inst, HKUST, Shenzhen 518057, Peoples R China
[3] Chinese Acad Sci, Inst Microelect, Key Lab Microelectron Devices & Integrat Technol, Beijing 100029, Peoples R China
[4] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
[5] Shenzhen Univ, Inst Microscale Optoelect, Shenzhen 518061, Peoples R China
关键词
Active region dimension; compact model; phase change memory (PCM); physical geometry; voltage oscillation;
D O I
10.1109/TED.2019.2956193
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A SPICE model for phase change memories (PCM) without relying on macro modules is developed in this work. The crystal fraction, physical geometry, and the conduction path of the amorphous region are treated as dynamic state variables to keep track of the memory cell status during SET and RESET. The memory cell resistance is calculated based on a detail 3-D resistance model to capture its transitional behavior during switching. The detail physical formulation correctly reproduced a recent observation of oscillation during the SET operation. The model has been implemented in SPICE, and the convergence of the model is demonstrated by simulations of a complete PCM array. The use of dynamic state variables also significantly reduces the number of internal nodes to one, which helps convergence and reduces the simulation time.
引用
收藏
页码:133 / 139
页数:7
相关论文
共 50 条
  • [1] Compact Model for Phase Change Memory Cells
    Covi, Erika
    Kiouseloglou, Athanasios
    Cabrini, Alessandro
    Torelli, Guido
    2014 10TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2014), 2014,
  • [2] Compact thermal model for phase change memory nanodevices
    Warren, R.
    Reifenberg, J.
    Goodson, K.
    2008 11TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOLS 1-3, 2008, : 1018 - 1045
  • [3] A phase change memory compact model for multilevel applications
    Ventrice, D.
    Fantini, P.
    Redaelli, Andrea
    Pirovano, A.
    Benvenuti, A.
    Pellizzer, F.
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (11) : 973 - 975
  • [4] A Compact Spice Model with Verilog-A for Phase Change Memory
    Cai Dao-Lin
    Song Zhi-Tang
    Li Xi
    Chen Hou-Peng
    Chen Xiao-Gang
    CHINESE PHYSICS LETTERS, 2011, 28 (01)
  • [5] A Compact Diode Array Model for Phase Change Memory Application
    Su, Yanmei
    Ye, Yue
    Wang, Cheng
    He, Hongyu
    Liang, Hailang
    Wang, Hao
    He, Jin
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2013, 10 (11) : 2694 - 2700
  • [6] Comprehensive Phase-Change Memory Compact Model for Circuit Simulation
    Pigot, Corentin
    Bocquet, Marc
    Gilibert, Fabien
    Reyboz, Marina
    Cueto, Olga
    Della Marca, Vincenzo
    Zuliani, Paola
    Portal, Jean-Michel
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4282 - 4289
  • [7] A review of compact modeling for phase change memory
    Ding, Feilong
    Peng, Baokang
    Li, Xi
    Zhang, Lining
    Wang, Runsheng
    Song, Zhitang
    Huang, Ru
    JOURNAL OF SEMICONDUCTORS, 2022, 43 (02)
  • [8] A review of compact modeling for phase change memory
    Feilong Ding
    Baokang Peng
    Xi Li
    Lining Zhang
    Runsheng Wang
    Zhitang Song
    Ru Huang
    Journal of Semiconductors, 2022, (02) : 50 - 63
  • [9] A review of compact modeling for phase change memory
    Feilong Ding
    Baokang Peng
    Xi Li
    Lining Zhang
    Runsheng Wang
    Zhitang Song
    Ru Huang
    Journal of Semiconductors, 2022, 43 (02) : 50 - 63
  • [10] Well-Posed Verilog-A Compact Model for Phase Change Memory
    Kulkarni, Shruti R.
    Kadetotad, Deepak Vinayak
    Seo, Jac-sun
    Rajendran, Bipin
    2018 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2018), 2018, : 369 - 373