A robust control scheme for medium-voltage-level DVR implementation

被引:124
作者
Li, Yun Wei
Vilathgamuwa, Mahinda
Blaabjerg, Frede
Loh, Poh Chiang
机构
[1] Natl Tech Univ Athens, Sch Elect & Elect Engn, Ctr Adv Power Elect, Singapore 639798, Singapore
[2] Nanyang Technol Univ, Sch Elect & Elect Engn, Ctr Adv Power Elect, Singapore 639798, Singapore
[3] Aalborg Univ, Inst Energy Technol, DK-9220 Aalborg, Denmark
关键词
dynamic voltage restorer (DVR); H infinity control; multiloop control; resonant controller; stationary frame controller; voltage sag;
D O I
10.1109/TIE.2007.894771
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a robust control scheme with an outer H infinity voltage control loop and an inner current control loop is designed and implemented on a medium-voltage (MV)-level dynamic voltage restorer (DVR) system. Through a simple selection of weighting functions, the synthesized Hoc controller would exhibit significant gains in the vicinity of positive- and negative-sequence fundamental frequencies, and therefore, it would be able to regulate both positive- and negative-sequence components effectively, with explicit robustness in the face of system parameter variations. A detailed discussion of H infinity controller weighting function selection, inner current loop tuning, and system disturbance rejection capability is presented. Finally, the designed control scheme is extensively tested on a laboratory 10-kV MV-level DVR system with varying voltage sag (balanced and unbalanced) and loading (linear/nonlinear load and induction motor load) conditions. It is shown that the proposed control scheme is effective in both balanced and unbalanced sag compensation and load disturbance rejection, as its robustness is explicitly specified.
引用
收藏
页码:2249 / 2261
页数:13
相关论文
共 17 条
[1]  
[Anonymous], 2001, ROB CONTR TOOLB US G
[2]   Robust multivariable control design for HVDC back to back schemes [J].
Aten, M ;
Werner, H .
IEE PROCEEDINGS-GENERATION TRANSMISSION AND DISTRIBUTION, 2003, 150 (06) :761-767
[3]   Mitigation of unbalanced voltage dips using static series compensator [J].
Awad, H ;
Svensson, J ;
Bollen, M .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :837-846
[4]   H∞ loop-shaping controller designs for the single-phase UPS inverters [J].
Lee, TS ;
Chiang, SJ ;
Chang, JM .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2001, 16 (04) :473-481
[5]   Design considerations on the line-side filter used in the dynamic voltage restorer [J].
Li, BH ;
Choi, SS ;
Vilathgamuwa, DM .
IEE PROCEEDINGS-GENERATION TRANSMISSION AND DISTRIBUTION, 2001, 148 (01) :1-7
[6]   Design, analysis, and real-time testing of a controller for multibus microgrid system [J].
Li, YW ;
Vilathgamuwa, DM ;
Loh, PC .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (05) :1195-1204
[7]   Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage [J].
Loh, PC ;
Holmes, DG ;
Lipo, TA .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2005, 20 (01) :90-99
[8]   H-infinity control applied to boost power converters [J].
Naim, R ;
Weiss, G ;
BenYaakov, SS .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1997, 12 (04) :677-683
[9]   A dynamic voltage restorer (DVR) with selective harmonic compensation at medium voltage level [J].
Newman, MJ ;
Holmes, DG ;
Nielsen, JG ;
Blaabjerg, F .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2005, 41 (06) :1744-1753
[10]   Control and testing of a dynamic voltage restorer (DVR) at medium voltage level [J].
Nielsen, JG ;
Newman, M ;
Nielsen, H ;
Blaabjerg, F .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2004, 19 (03) :806-813