Enhanced analytic noise model for RF CMOS design

被引:1
|
作者
Koeppe, J [1 ]
Harjani, R [1 ]
机构
[1] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
关键词
D O I
10.1109/CICC.2004.1358828
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we develop a simple physics based noise model for short channel RF CMOS devices that is targeted towards analytic hand calculations but is easily incorporated into a circuit simulator. Classical CMOS transistor noise theory set forth by A. Van der Zeil is combined with more recent noise studies. A novel de-embedding technique is used to extract experimental noise parameter results that confirm the model's accuracy from 2-20 GHz for 0.18mu length devices in the TSMC CMOS process. While some authors have assumed a fixed excess noise factor (gamma) for predicting RF noise at a particular channel length, we show here that gamma is sensitive to both device bias and process parameters and cannot be assumed constant for fixed channel length.
引用
收藏
页码:383 / 386
页数:4
相关论文
共 50 条
  • [1] The design of CMOS RF low noise amplifiers
    Cao, K
    Yang, HZ
    Wang, H
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1106 - 1109
  • [2] CMOS RF mixer design - A noise cancellation approach
    Pavaluta, CM
    Neacsu, C
    Derevlean, M
    Arsinte, G
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 245 - 248
  • [3] Compact modeling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Venezia, VC
    Klaassen, DBM
    NOISE IN DEVICES AND CIRCUITS, 2003, 5113 : 93 - 104
  • [4] Compact modelling of noise for RF CMOS circuit design
    Scholten, AJ
    Tiemeijer, LF
    van Langevelde, R
    Havens, RJ
    Zegers-van Duijnhoven, ATA
    de Kort, R
    Klaassen, DBM
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2004, 151 (02): : 167 - 174
  • [5] Design of RF CMOS low noise amplifiers using a current based MOSFET model
    Baroncini, VHV
    Gouveia, OD
    SBCCI2004:17TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2004, : 82 - 87
  • [6] CMOS large signal and RF noise model for CAD
    Angelov, I.
    Ferndahl, M.
    Ingvarson, F.
    Zirath, H.
    Vickes, H. O.
    2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 217 - +
  • [7] CMOS RF Noise, Scaling, and Compact Modeling for RFIC Design
    Antonopoulos, Angelos
    Bucher, Matthias
    Papathanasiou, Konstantinos
    Makris, Nikolaos
    Sharma, Rupendra K.
    Sakalas, Paulius
    Schroter, Michael
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 53 - 56
  • [8] A new analytic model of simultaneous switching noise in CMOS systems
    Cha, HR
    Kwon, OK
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 615 - 621
  • [9] Noise in RF-CMOS mixers: A simple physical model
    Darabi, H
    Abidi, AA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (01) : 15 - 25
  • [10] An effective gate resistance model for CMOS RF and noise modeling
    Jin, XD
    Ou, JJ
    Chen, CH
    Liu, WD
    Deen, MJ
    Gray, PR
    Hu, CM
    INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 961 - 964