CMOS-Compatible FDSOI Bipolar-Enhanced Tunneling FET

被引:0
|
作者
Zhang, Peng [1 ,2 ]
Wan, J. [3 ]
Zaslavsky, A. [1 ,2 ]
Cristoloveanu, S. [3 ]
机构
[1] Brown Univ, Dept Phys, Providence, RI 02912 USA
[2] Brown Univ, Sch Engn, Providence, RI 02912 USA
[3] INP Grenoble Minatec, IMEP LAHC, F-38016 Grenoble, France
来源
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S) | 2015年
关键词
bipolar-enhanced tunneling field-effect transistor; tunneling field-effect transistor; FDSOI; sharp switching; FIELD-EFFECT TRANSISTORS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We propose and simulate a bipolar -enhanced tunneling field-effect transistor (BET-FET) with a lateral layout that is fully FDSOI compatible. Simulations calibrated to experimental TFET data show a high on -current of I-ON similar to 260 mu A/mu m at V-DD = 1 V and a subthreshold swing (SS) well below 60 mV/dec over 7 decades of drain current. The mechanism involves the combination of gate -controlled sharp TFET switching with current gain from a Si/Si(1-x)Gex heterojunction bipolar transistor (HBT). An electrostatically controlled BET-FET variant with a local buried gate is also simulated.
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Novel Bipolar-Enhanced Tunneling FET With Simulated High On-Current
    Wan, J.
    Zaslavsky, A.
    Le Royer, C.
    Cristoloveanu, S.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (01) : 24 - 26
  • [2] IDENTIFICATION OF A CORNER TUNNELING CURRENT COMPONENT IN ADVANCED CMOS-COMPATIBLE BIPOLAR-TRANSISTORS
    CHANTRE, A
    FESTES, G
    GIROULTMATLAKOWSKI, G
    NOUAILHAT, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (01) : 107 - 110
  • [3] Compact CMOS-Compatible Majority Gate Using Body Biasing in FDSOI Technology
    de Abreu, Brunno Alves
    Mema, Albi
    Thomann, Simon
    Paim, Guilherme
    Flores, Paulo
    Bampi, Sergio
    Amrouch, Hussam
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2023, 13 (01) : 86 - 95
  • [4] CMOS-compatible graphene
    Thomas, Stuart
    NATURE ELECTRONICS, 2018, 1 (12): : 612 - 612
  • [5] CMOS-compatible VCSELs
    Viktorovitch, Pierre
    Sciancalepore, Corrado
    Ben Bakir, Badhise
    Letartre, Xavier
    Olivier, Nicolas
    Seassal, Christian
    Harduin, Julie
    2012 IEEE PHOTONICS CONFERENCE (IPC), 2012, : 949 - +
  • [6] CMOS-compatible graphene
    Stuart Thomas
    Nature Electronics, 2018, 1 : 612 - 612
  • [7] Dynamics of Domains and Its Impact on Gate Tunneling in CMOS-Compatible FeFETs
    Pandey, Nilesh
    Chauhan, Yogesh Singh
    Register, Leonard F.
    Banerjee, Sanjay K.
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (07) : 1177 - 1180
  • [8] DEVELOPMENT OF ADVANCED CMOS-COMPATIBLE BIPOLAR-TRANSISTOR FOR BICMOS TECHNOLOGY
    NOUAILHAT, A
    GIROULT, G
    DELPECH, P
    GERODOLLE, A
    ELECTRONICS LETTERS, 1988, 24 (25) : 1581 - 1583
  • [9] CMOS LOGIC WITH BIPOLAR-ENHANCED I/O RIVALS FAST TTL GATES
    MARTINEZ, M
    ELECTRONIC DESIGN, 1985, 33 (03) : 117 - &
  • [10] CMOS-Compatible Gas Sensors
    Filipovic, L.
    Selberherr, S.
    2019 IEEE 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL 2019), 2019, : 9 - 16