Modified stability checking for on-line error detection

被引:1
|
作者
Yada, Satish [1 ]
Amrutur, Bharadwaj [1 ]
Parekhji, Rubin A. [2 ]
机构
[1] Indian Inst Sci, Elect Commun Engn, Bangalore 560012, Karnataka, India
[2] Texas Instruments India Pvt Ltd, Bangalore 560012, Karnataka, India
关键词
concurrent testing; delay faults; crosstalk faults and transient faults; SEU testing; modified stability checking; self-checking circuits; on-line error detection;
D O I
10.1109/VLSID.2007.113
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We propose a unified error detection technique, based on stability checking, for on-line detection of delay, crosstalk and transient faults in combinational circuits and SEUs in sequential elements. Our method, called Modified Stability Checking (MSC), overcomes the limitations of the earlier stability checking methods. We also propose a novel checker circuit to realize this scheme. The checker is self-checking for a Wide set of realistic internal faults including transient faults. Extensive circuit simulations have been done to characterize the checker circuit. A prototype checker circuit for a 1mm(2) standard cell array has been implemented in a 0.13um process.
引用
收藏
页码:787 / +
页数:2
相关论文
共 50 条
  • [1] A Modified Dendritic Cell Algorithm for On-line Error Detection in Robotic Systems
    Mokhtar, Maizura
    Bi, Ran
    Timmis, Jon
    Tyrrell, Andy M.
    2009 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION, VOLS 1-5, 2009, : 2055 - 2062
  • [2] Checking on-line
    Johnson, MA
    IEEE SPECTRUM, 1997, 34 (02) : 58 - 59
  • [3] On-line Error Detection and Testing of AES
    Patil, Jayashri
    2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 84 - 87
  • [4] False error study of on-line soft error detection mechanisms
    Kiran, Kumar Reddy M.
    Amrutur, Bharadwaj S.
    Parekhji, Rubin A.
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 53 - +
  • [5] On-line error detection for finite field multipliers
    Gossel, M
    Fenn, S
    Taylor, D
    1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 307 - 311
  • [6] False Error Vulnerability Study of On-line Soft Error Detection Mechanisms
    Kiran Kumar Reddy
    Bharadwaj S. Amrutur
    Rubin A. Parekhji
    Journal of Electronic Testing, 2010, 26 : 323 - 335
  • [7] False Error Vulnerability Study of On-line Soft Error Detection Mechanisms
    Reddy, Kiran Kumar
    Amrutur, Bharadwaj S.
    Parekhji, Rubin A.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (03): : 323 - 335
  • [8] DIAGNOSTIC ERROR CHECK/WRAP AS A MEANS OF ON-LINE ERROR DETECTION.
    Ellis Jr., J.J.
    Emerson, G.A.
    IBM technical disclosure bulletin, 1984, 27 (1 B): : 488 - 490
  • [9] A framework for on-line timing error detection in software systems
    Cinque, Marcello
    Cotroneo, Domenico
    Della Corte, Raffaele
    Pecchia, Antonio
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2019, 90 : 521 - 538
  • [10] Botnet Detection Technology Based on the On-line Error Model
    Zhu, Xuan Zhang
    Li, Ya Fei
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 1801 - 1806