CFET Design Options, Challenges, and Opportunities for 3D Integration

被引:11
|
作者
Liebmann, L. [1 ]
Smith, J. [1 ]
Chanemougame, D. [1 ]
Gutwin, P. [1 ]
机构
[1] America LLC, TEL Technol Ctr, Albany, NY 12203 USA
关键词
D O I
10.1109/IEDM19574.2021.9720577
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Design details of standard cell architectures using complementary field effect transistors (CFET) are explored. The primary structural elements of CFET are reviewed and the layout impact of several 2nd-order technology constructs is analyzed. A manufacturability assessment and cost analysis of the resulting CFET technology-architecture definition is presented. Finally, the extendibility of CFET to 3.5-track cell height as well as higher-order 3D integration is explored.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] 3D Integration: Opportunities, Design Challenges and Approaches
    Knoechel, Uwe
    2012 IEEE 15TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2012, : 4 - 4
  • [2] Key challenges and opportunities for 3D sequential integration
    Vandooren, A.
    Witters, L.
    Franco, J.
    Mallik, A.
    Parvais, B.
    Wu, Z.
    Li, W.
    Rosseel, E.
    Hikkavyy, A.
    Peng, L.
    Rassoul, N.
    Jamieson, G.
    Inoue, F.
    Verbinnen, G.
    Devriendt, K.
    Teugels, L.
    Heylen, N.
    Vecchio, E.
    Zheng, T.
    Waldron, N.
    Boemmels, J.
    De Heyn, V.
    Mocuta, D.
    Ryckaert, J.
    Collaert, N.
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [3] Opportunities and Challenges for 3D Systems and Their Design
    Emma, Philip
    Kursun, Eren
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 6 - 14
  • [4] 3D Integration for Digital and Imagers Circuits: Opportunities and Challenges
    Belleville, Marc
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 256 - 256
  • [5] Guest Editors' Introduction: Opportunities and Challenges of 3D Integration
    Kung, David S.
    Xie, Yuan
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (05): : 4 - 5
  • [6] Advances, Challenges and Opportunities in 3D CMOS Sequential Integration
    Batude, P.
    Vinet, M.
    Previtali, B.
    Tabone, C.
    Xu, C.
    Mazurier, J.
    Weber, O.
    Andrieu, F.
    Tosti, L.
    Brevard, L.
    Sklenard, B.
    Coudrain, P.
    Bobba, S.
    Ben Jamaa, H.
    Gaillardon, P-E.
    Pouydebasque, A.
    Thomas, O.
    Le Royer, C.
    Hartmann, J. -M.
    Sanchez, L.
    Baud, L.
    Carron, V.
    Clavelier, L.
    De Micheli, G.
    Deleonibus, S.
    Faynot, O.
    Poiroux, T.
    2011 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2011,
  • [7] 3D printing with polymers: Challenges among expanding options and opportunities
    Stansbury, Jeffrey W.
    Idacavage, Mike J.
    DENTAL MATERIALS, 2016, 32 (01) : 54 - 64
  • [8] Challenges in 3D Integration
    Koyanagi, Mitsumasa
    Lee, Kang Wook
    Fukushima, Takafumi
    Tanaka, Tetsu
    SILICON COMPATIBLE MATERIALS, PROCESSES, AND TECHNOLOGIES FOR ADVANCED INTEGRATED CIRCUITS AND EMERGING APPLICATIONS 3, 2013, 53 (03): : 237 - 244
  • [9] Reshaping System Design in 3D Integration: Perspectives and Challenges
    Chen, Hung-Ming
    Ho, Chu-Wen
    Wu, Shih-Hsien
    Lu, Wei
    Huang, Po-Tsang
    Chang, Hao-Ju
    Liu, Chien-Nan Jimmy
    PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 71 - 77
  • [10] 3D Integration and Packaging of mm Wave Circuits and Antennas: Opportunities and Challenges
    El Bouayadi, Ossama
    Lamy, Yann
    Dussopt, Laurent
    Simon, Gilles
    MICROWAVE JOURNAL, 2016, 59 (02) : 22 - +