Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

被引:50
|
作者
Underwood, KD [1 ]
Hemmert, KS [1 ]
机构
[1] Sandia Natl Labs, Albuquerque, NM 87185 USA
来源
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2004年
关键词
IEEE floating point; arithmetic; FPGA; reconfigurable computing;
D O I
10.1109/FCCM.2004.21
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Field programmable gate arrays (FPGAs) have long been an attractive alternative to microprocessors for computing tasks - as long as floating-point arithmetic is not required. Fueled by the advance of Moore's Law, FPGAs are rapidly reaching sufficient densities to enhance peak floating-point performance as well. The question, however is how much of this peak performance can be sustained. This paper examines three of the basic linear algebra subroutine (BLAS) functions: vector dot product, matrix-vector multiply, and matrix multiply. A comparison of microprocessors, FPGAs, and Reconfigurable Computing platforms is performed for each operation. The analysis highlights the amount of memory bandwidth and internal storage needed to sustain peak performance with FPGAs. This analysis considers the historical context of the last six years and is extrapolated for the next six years.
引用
收藏
页码:219 / 228
页数:10
相关论文
共 50 条
  • [1] Accelerating floating-point fitness functions in evolutionary algorithms: a FPGA-CPU-GPU performance comparison
    Juan A. Gomez-Pulido
    Miguel A. Vega-Rodriguez
    Juan M. Sanchez-Perez
    Silvio Priem-Mendes
    Vitor Carreira
    Genetic Programming and Evolvable Machines, 2011, 12 : 403 - 427
  • [2] Accelerating floating-point fitness functions in evolutionary algorithms: a FPGA-CPU-GPU performance comparison
    Gomez-Pulido, Juan A.
    Vega-Rodriguez, Miguel A.
    Sanchez-Perez, Juan M.
    Priem-Mendes, Silvio
    Carreira, Vitor
    GENETIC PROGRAMMING AND EVOLVABLE MACHINES, 2011, 12 (04) : 403 - 427
  • [3] Parameterisable floating-point operations on FPGA
    Lee, B
    Burgess, N
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 1064 - 1068
  • [4] Floating-point matrix product on FPGA
    Bensaali, Faycal
    Amira, Abbes
    Sotudeh, Reza
    2007 IEEE/ACS INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1 AND 2, 2007, : 466 - +
  • [5] Floating-Point FPGA: Architecture and Modeling
    Ho, Chun Hok
    Yu, Chi Wai
    Leong, Philip
    Luk, Wayne
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (12) : 1709 - 1718
  • [6] FPGA accelerator for floating-point matrix multiplication
    Jovanovic, Z.
    Milutinovic, V.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2012, 6 (04): : 249 - 256
  • [7] A Fused Continuous Floating-Point MAC on FPGA
    Yuan, Min
    Xing, Qianjian
    Ma, Zhenguo
    Yu, Feng
    Xu, Yingke
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2018, E101A (09): : 1594 - 1598
  • [8] Fast HUB Floating-Point Adder for FPGA
    Villalba, Julio
    Hormigo, Javier
    Gonzalez-Navarro, Sonia
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 1028 - 1032
  • [9] Efficient Implementation of Floating-Point Reciprocator on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 267 - 271
  • [10] Evaluation of a Floating-Point Intensive Kernel on FPGA
    Jin, Zheming
    Finkel, Hal
    Yoshii, Kazutomo
    Cappello, Franck
    EURO-PAR 2017: PARALLEL PROCESSING WORKSHOPS, 2018, 10659 : 664 - 675