Architecture of a VLSI cellular processor array for synchronous/asynchronous image processing

被引：8
|
作者：
Lopich, Alexey [1 ]
Dudek, Piotr [1 ]
机构：
[1] Univ Manchester, Sch Elect & Elect Engn, Manchester, Lancs, England
来源：
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS | 2006年
基金：
英国工程与自然科学研究理事会;
关键词：
D O I：
10.1109/ISCAS.2006.1693410
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a new architecture for a cellular processor array integrated circuit, which operates in both discrete- and continuous-time domains. Asynchronous propagation networks, enabling trigger-wave operations, distance transform calculation, and long-distance inter-processor communication, are embedded in an SIMD processor array. The proposed approach results in an architecture that is efficient in implementing both local and global image processing algorithms.
引用
收藏
页码：3618 / +
页数：2
相关论文
共 50 条
  • [1] Architecture of asynchronous cellular processor array for image skeletonization
    Lopich, A
    Dudek, P
    Proceedings of the 2005 European Conference on Circuit Theory and Design, Vol 3, 2005, : 81 - 84
  • [2] Design optimization of VLSI array processor architecture for window image processing
    Li, DJ
    Jiang, L
    Kunieda, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (08) : 1475 - 1484
  • [3] Design optimization of VLSI array processor architecture for window image processing
    Tokyo Inst of Technology, Tokyo, Japan
    IEICE Trans Fund Electron Commun Comput Sci, 8 (1475-1484):
  • [4] A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities
    Lopich, Alexey
    Dudek, Piotr
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (10) : 2420 - 2431
  • [5] Cellular neural network based VLSI architecture for image processing
    Slot, K
    Kowalski, J
    Pacholik, J
    Debiec, P
    1996 FOURTH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS, PROCEEDINGS (CNNA-96), 1996, : 249 - 254
  • [6] VLSI PROCESSOR FOR IMAGE-PROCESSING
    SUGAI, M
    KANUMA, A
    SUZUKI, K
    KUBO, M
    PROCEEDINGS OF THE IEEE, 1987, 75 (09) : 1160 - 1166
  • [7] VLSI Architecture of Multiplierless DWT Image Processor
    Safari, Azadeh
    Niras, C., V
    Kong, Yinan
    2013 IEEE TENCON SPRING CONFERENCE, 2013, : 280 - 284
  • [8] A CELLULAR PYRAMIDAL ARCHITECTURE FOR IMAGE-PROCESSING - INTEGRATION OF AN ELEMENTARY PROCESSOR
    DEVOS, F
    MERIGOT, A
    ZAVIDOVIQUE, B
    REVUE DE PHYSIQUE APPLIQUEE, 1985, 20 (01): : 23 - 27
  • [9] CELLULAR LOGIC ARRAY IMAGE PROCESSOR
    DUFF, MJB
    WATSON, DM
    COMPUTER JOURNAL, 1977, 20 (01): : 68 - 72
  • [10] THE RPA OPTIMIZING A PROCESSOR ARRAY ARCHITECTURE FOR IMPLEMENTATION USING VLSI
    JESSHOPE, CR
    COMPUTER PHYSICS COMMUNICATIONS, 1985, 37 (1-3) : 95 - 100
12345