共 50 条
- [1] Defect-tolerant Logic with Nanoscale Crossbar Circuits Journal of Electronic Testing, 2007, 23 : 117 - 129
- [2] Runtime Analysis for Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures 2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2009, : 75 - 78
- [3] Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 322 - 330
- [5] Defect-Tolerant Logic Hardening for Crossbar-based Nanosystems DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1801 - 1806
- [7] Cross Logic: a New Approach for Defect-Tolerant Circuits 2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,