Defect-tolerant logic with nanoscale crossbar circuits

被引:0
|
作者
Hogg, Tad [1 ]
Snider, Greg [1 ]
机构
[1] HP Labs, Palo Alto, CA USA
关键词
molecular electronics; circuit reliability; nanotechnology; fault modeling; ARCHITECTURE;
D O I
10.1007/s10836-006-0547-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Crossbar architectures are one approach to molecular electronic circuits for memory and logic applications. However, currently feasible manufacturing technologies for molecular electronics introduce numerous defects so insisting on defect-free crossbars would give unacceptably low yields. Instead, increasing the area of the crossbar provides enough redundancy to implement circuits in spite of the defects. We identify reliability thresholds in the ability of defective crossbars to implement boolean logic. These thresholds vary among different implementations of the same logical formula, allowing molecular circuit designers to trade-off reliability, circuit area, crossbar geometry and the computational complexity of locating functional components. We illustrate these choices for binary adders. For instance, one adder implementation yields functioning circuits 90% of the time with 30% defective crossbar junctions using an area only 1.8 times larger than the minimum required for a defect-free crossbar. We also describe an algorithm for locating a combination of functional junctions that can implement an adder circuit in a defective crossbar.
引用
收藏
页码:117 / 129
页数:13
相关论文
共 50 条
  • [1] Defect-tolerant Logic with Nanoscale Crossbar Circuits
    Tad Hogg
    Greg Snider
    Journal of Electronic Testing, 2007, 23 : 117 - 129
  • [2] Runtime Analysis for Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures
    Su, Yehua
    Rao, Wenjing
    2009 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2009, : 75 - 78
  • [3] Defect-tolerant Logic Mapping on Nanoscale Crossbar Architectures and Yield Analysis
    Su, Yehua
    Rao, Wenjing
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS, 2009, : 322 - 330
  • [4] Defect-tolerant adder circuits with nanoscale crossbars
    Hogg, T
    Snider, GS
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2006, 5 (02) : 97 - 100
  • [5] Defect-Tolerant Logic Hardening for Crossbar-based Nanosystems
    Su, Yehua
    Rao, Wenjing
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1801 - 1806
  • [6] Defect-Tolerant Memristor Crossbar Circuits for Local Learning Neural Networks
    Oh, Seokjin
    Yoon, Rina
    Min, Kyeong-Sik
    NANOMATERIALS, 2025, 15 (03)
  • [7] Cross Logic: a New Approach for Defect-Tolerant Circuits
    Slimani, Mariem
    Ben Dhia, Arwa
    Naviner, Lirida
    2014 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN & TECHNOLOGY (ICICDT), 2014,
  • [8] Defect-tolerant demultiplexer circuits based on threshold logic and coding
    Roth, Ron M.
    Robinett, Warren
    Kuekes, Philip J.
    Williams, R. Stanley
    NANOTECHNOLOGY, 2009, 20 (13)
  • [9] Defect-tolerant architectures for nanoelectronic crossbar memories
    Strukov, Dmitri B.
    Likharev, Konstantin K.
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2007, 7 (01) : 151 - 167
  • [10] ILP Formulations for Variation/Defect-Tolerant Logic Mapping on Crossbar Nano-Architectures
    Zamani, Masoud
    Mirzaei, Hanieh
    Tahoori, Mehdi B.
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2013, 9 (03)