Reducing fault latency in concurrent on-line testing by using checking functions over internal lines

被引:5
|
作者
Pomeranz, I [1 ]
Reddy, SM [1 ]
机构
[1] Purdue Univ, Sch ECE, W Lafayette, IN 47907 USA
关键词
D O I
10.1109/DFTVS.2004.1347839
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We describe a method to reduce the fault latency, i.e., the time it takes to detect a fault after it occurs, during concurrent on-line testing. A high fault latency can negatively affect the fault coverage in various ways. The fault latency is reduced by using what we call checking functions. A checking function cf(i) expresses the function of a line g(i) in the circuit as a function of one or more other lines. During concurrent on-line testing, the value of g(i) is compared to the value of cf(i). A mismatch indicates the presence of a fault. The advantage of checking functions is that they only use lines that already exist in the circuit. We demonstrate that benchmark circuits have large numbers of checking functions to choose from. We also demonstrate the increase in fault coverage and the reductions in fault detection times possible by using checking functions.
引用
收藏
页码:183 / 190
页数:8
相关论文
共 5 条
  • [1] Using concurrent and semi-concurrent on-line testing during HLS: An adaptable approach
    Naal, MA
    Rakotoar, M
    Simeu, E
    Aktouf, C
    PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 184 - 184
  • [2] Guest Editors' Introduction: Special Section on Concurrent On-Line Testing and Error/Fault Resilience of Digital Systems
    Metra, Cecilia
    Galivanche, Rajesh
    IEEE TRANSACTIONS ON COMPUTERS, 2011, 60 (09) : 1217 - 1218
  • [3] Increasing the fault coverage in multiple clock domain systems by using on-line testing of synchronizers
    Petre, O
    Kerkhoff, HG
    SEVENTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, PROCEEDINGS, 2001, : 95 - 99
  • [4] Concurrent on-line testing of identical circuits through output comparison using non-identical input vectors
    Pomeranz, I
    Reddy, SM
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 469 - 476
  • [5] On-line error detection in a polynomial basis multiplier over GF(2 m) using self-checking alternating logic
    Huang, Wen Tzeng
    Tan, Sun Yen
    Chiou, Che Wun
    Tuan, Chiu Ching
    Chang, Chih Hsiang
    Chiou, C.W. (cwchiou@uch.edu.tw), 1600, Computer Society of the Republic of China (24): : 46 - 58