Design of a Radiation Hardened Power-ON-Reset

被引:6
|
作者
Lopez-Morillo, E. [1 ]
Palomo, F. R. [1 ]
Marquez, F. [1 ]
Munoz, F. [1 ]
机构
[1] Univ Seville, Sch Engn, Dept Elect Engn, Seville 41092, Spain
关键词
Conseil Europeen pour la Recherche Nucleaire (CERN); Large Hadron Collider (LHC); power-ON-reset (POR); radiation hardening by design; RD53; single-event effects (SEEs); total ionizing dose (TID); CMOS TECHNOLOGIES; CIRCUITS;
D O I
10.1109/TNS.2018.2840326
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the design of a power-ON-reset intellectual property (IP) block for the RD53 collaboration, a radiation hardening by design circuit to withstand the High-Luminosity Large Hadron Collider tracker radiation environment, is presented. In this environment, the performance of the IP block under radiation must be ensured for a total ionizing dose up to 500 Mrad and possible ions interaction for a linear energy transfer of 15 MeV/cm(2)/mg. To verify the radiation hardness of the presented circuit, an automatic single-event effect sensitivity tool (Analog Fault Tolerant University of Seville Hardware Debugging System) has been used to perform a complete analysis over it, and also several experiments have been performed to test the designed blocks and obtain the final IP qualification.
引用
收藏
页码:1943 / 1950
页数:8
相关论文
共 50 条
  • [1] POWER-CONTROL HAS POWER-ON-RESET
    COOPER, EF
    ELECTRONIC DESIGN, 1995, 43 (07) : 98 - 98
  • [2] Design of A Novel Power-on-Reset Circuit Based on Power Supply Detector
    Zhang, Jin
    Jiang, Lin
    Zeng, Zecang
    2009 INTERNATIONAL CONFERENCE ON SCALABLE COMPUTING AND COMMUNICATIONS & EIGHTH INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTING, 2009, : 355 - 359
  • [3] A programmable Power-on-Reset circuit for automotive applications
    Giuffredi, Luca
    Tonelli, Matteo
    Magnanini, Alessandro
    Caselli, Michele
    2015 11TH CONFERENCE ON PH.D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME), 2015, : 381 - 384
  • [4] A COMPACT CMOS POWER-ON-RESET PULSE GENERATOR DESIGN WITH LOW-POWER AND WIDE OPERATION RANGE
    Ay, Suat U.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2010, 19 (06) : 1365 - 1380
  • [5] ADJUSTABLE POWER-ON-RESET CIRCUIT IN MOSFET TECHNOLOGY.
    Cranford, H.C.
    Owczarski, P.A.
    IBM technical disclosure bulletin, 1984, 26 (08): : 4177 - 4178
  • [6] A Power-On-Reset Circuit with Precisely Triggered Threshold Voltages
    Xie, Ruibin
    Zhao, Qiang
    Ma, Yihua
    Xie, Fengbo
    Lin, Feng
    Zhang, Shengdong
    2017 INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2017,
  • [7] Measurement of De-assertion Threshold of Power-on-Reset Circuits
    Wadhwa, Sanjay Kumar
    Tripathi, Avinash Chandra
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [8] Zero Quiescent Current, Delay Adjustable, Power-on-Reset Circuit
    Prakash, Rahul
    2014 IEEE DALLAS CIRCUITS AND SYSTEMS CONFERENCE (IEEE DCAS 2014), 2014,
  • [9] A novel power-on-reset circuit for passive UHF RFID tag chip
    Ang Wang
    Lina Yu
    Dehua Wu
    Shibo Fu
    Wanlin Gao
    Wan'ang Xiao
    Journal of Semiconductors, 2018, (12) : 179 - 185
  • [10] A Robust Low-Power Power-On-Reset Circuit With Dual Threshold Method
    He, Luchang
    Xie, Chenchen
    Wu, Qingyu
    Xu, Liping
    Chen, Houpeng
    Li, Xi
    Song, Zhitang
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,