Reconfiguration for fault tolerance using Graph Grammars

被引:4
|
作者
Derk, MD [1 ]
DeBrunner, LS
机构
[1] Univ Oklahoma, Dept Comp Sci, Oklahoma City, OK 73106 USA
[2] Sch Elect & Comp Engn, Norman, OK 73019 USA
来源
ACM TRANSACTIONS ON COMPUTER SYSTEMS | 1998年 / 16卷 / 01期
关键词
fault tolerance; graph grammars; processor arrays; reconfiguration;
D O I
10.1145/273011.273019
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Reconfiguration for fault tolerance is a widely studied field, but this work applies graph grammars to this discipline for the first time. Reconfiguration Graph Grammars (RGG) are defined and applied to the definition of processor array reconfiguration algorithms. The nodes of a graph are associated with the processors of a processor array, and the edges are associated with those interprocessor communication lines that are active. The resulting algorithms for dynamic (run-time) reconfiguration are efficient and can be implemented distributively.
引用
收藏
页码:41 / 54
页数:14
相关论文
共 50 条
  • [1] Specification and analysis of fault behaviours using graph grammars
    Dotti, FL
    Ribeiro, L
    dos Santos, OM
    APPLICATIONS OF GRAPH TRANSFORMATIONS WITH INDUSTRIAL RELEVANCE, 2003, 3062 : 120 - 133
  • [2] Fault tolerance using dynamic reconfiguration on the POEtic tissue
    Barker, Will
    Halliday, David M.
    Thoma, Yann
    Sanchez, Eduardo
    Tempesti, Gianluca
    Tyrrell, Andy M.
    IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2007, 11 (05) : 666 - 684
  • [3] On Reconfiguration-Based Fault Tolerance
    Staroswiecki, Marcel
    18TH MEDITERRANEAN CONFERENCE ON CONTROL AND AUTOMATION, 2010, : 1681 - 1691
  • [4] Estimating Graph Parameters Using Graph Grammars
    Mukherjee, Sourav
    Oates, Tim
    GRAMMATICAL INFERENCE: ALGORITHMS AND APPLICATIONS, PROCEEDINGS, 2008, 5278 : 292 - 294
  • [5] GRAPE: Using graph grammars to implement shape grammars
    Grasl, Thomas
    Economou, Athanassios
    SYMPOSIUM ON SIMULATION FOR ARCHITECTURE AND URBAN DESIGN 2011 (SIMAUD 2011) - 2011 SPRING SIMULATION MULTICONFERENCE - BK 8 OF 8, 2011, : 21 - 28
  • [6] A RECONFIGURATION ALGORITHM FOR FAULT TOLERANCE IN A HYPERCUBE MULTIPROCESSOR
    OZGUNER, F
    AYKANAT, C
    INFORMATION PROCESSING LETTERS, 1988, 29 (05) : 247 - 254
  • [7] Reconfiguration Strategy for Fault Tolerance of Power Distribution Systems Using Petri Net
    Ortiz Matos, Leony
    Gonzalez Sanchez, Jorge Wilson
    2016 IEEE ECUADOR TECHNICAL CHAPTERS MEETING (ETCM), 2016,
  • [8] Design and evaluation of dynamic partial reconfiguration using fault tolerance in asynchronous FPGA
    Lekashri, S.
    Sakthivel, P.
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
  • [9] In-circuit fault tolerance for FPGAs using dynamic reconfiguration and virtual overlays
    Kourfali, Alexandra
    Stroobandt, Dirk
    MICROELECTRONICS RELIABILITY, 2019, 102
  • [10] Fault tolerance of reconfigurable pixel antenna using graph models
    Raji George
    C. R. S. Kumar
    S. A. Gangal
    Makarand Joshi
    SN Applied Sciences, 2019, 1