A Low-Power Reduced Kick-Back Comparator with Improved Calibration for High-Speed Flash ADCs

被引：1

作者：

Torfs, Guy ^{[1
]}

Li, Zhisheng ^{[1
]}

Bauwelinck, Johan ^{[1
]}

Yin, Xin ^{[1
]}

Vandewege, Jan ^{[1
]}

Van Der Plas, Geert ^{[2
]}

机构：

[1] Univ Ghent, Dept Informat Technol, Ghent, Belgium

[2] IMEC, Leuven, Belgium

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2009年 / E92C卷 / 10期

关键词：

comparator; kick-back; calibration; low-power; flash ADC;

D O I：

10.1587/transele.E92.C.1328

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel low-power kick-back reduced comparator for use in high-speed flash analog-to-digital converters (ADC) is presented. The proposed comparator combines cascode transistors to reduce the kick-back noise with a built-in threshold voltage to remove the static power consumption of a reference. Without degrading other figures, the kick-back noise is reduced by a factor 8, compared to a previous design without cascode transistors. An improved calibration structure is also proposed to improve linearity when used in an ADC. Simulated in a standard CMOS technology the comparator consumes 106.5 mu W at 1.8 V power supply and 1 GHz clock frequency.

引用

页码：1328 / 1330

页数：3

共 50 条

[1] Design of High-Speed and Low-Power Comparator in Flash ADC
Zhang, Shaozhen
Li, Zheying
Ling, Bo
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
[2] An improved low-voltage low-power CMOS comparator to be used in high-speed pipeline ADCs
Amaral, P
Goes, J
Paulino, N
Steiger-Garçao, A
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 141 - 144
[3] A New Offset Cancelled Latch Comparator for High-Speed, Low-Power ADCs
Dabbagh-Sadeghipour, Khosrov
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 13 - 16
[4] High-speed low-power sense comparator for multilevel flash memories
Pierin, A
Gregori, S
Khouri, O
Micheloni, R
Torelli, G
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
[5] An improved low offset latch comparator for high-speed ADCs
Sadeghipour, Khosrov Dabbagh
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 205 - 212
[6] An improved low offset latch comparator for high-speed ADCs
Khosrov Dabbagh Sadeghipour
Analog Integrated Circuits and Signal Processing, 2011, 66 : 205 - 212
[7] Evaluating low-power, high-speed ADCs
Kawamoto, A
Reay, R
Nelson, T
ELECTRONICS WORLD, 2005, 111 (1832): : 18 - 20
[8] High-Speed, Low-Power Subranging ADCs
Ohhata, Kenichi
2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 172 - 174
[9] HIGH-SPEED LOW-POWER STROBED COMPARATOR
SLEMMER, WC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (05) : 215 - &
[10] An Automatic Comparator Offset Calibration for High-Speed Flash ADCs in FDSOI CMOS Technology
Feng, Yulang
Fan, Qingjun
Deng, Hao
Chen, Jeffrey
Zhang, Runxi
Bikkina, Phaneendra
Chen, Jinghong
2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,

← 1 2 3 4 5 →