An efficient scan chain partitioning scheme with reduction of test data under routing constraint

被引:2
|
作者
Seok, Geewhun [1 ]
Lee, Il-Soo [1 ]
Ambler, Tony [1 ]
Womack, B. F. [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA
关键词
D O I
10.1109/DFT.2006.14
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A proposed scan chain partitioning scheme considers reduction of test set and test time, and the optimal routing inside each partitioned scan chain. First, two compatible scan cells are searched in input test set. One group of compatible scan cells is included in one partitioned scan chain, while the other group is in the other scan chain. In finding these compatible scan cells, the group-based approach is employed since it provides more optimal routing solution among the compatible scan cells in each of these two scan chains. After these two scan chains are filled with compatible scan cells, they will be able to share one of two compatible columns in input test set only during the shift-in process. Therefore, one of two compatible columns can be omitted from input test set and the scan operation. Results with ISCAS'89 benchmark circuits show that proposed method could reduce test data volume by 25-33% compared with a normal multiple scan design.
引用
收藏
页码:145 / +
页数:2
相关论文
共 50 条
  • [1] Efficient scan chain design for power minimization during scan testing under routing constraint
    Bonhomme, Y
    Girard, P
    Guiller, L
    Landrault, C
    Pravossoudovitch, S
    INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 488 - 493
  • [2] Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction under Output Constraint
    Li, Katherine Shu-Min
    Hung, Yu-Chen
    Huang, Jr-Yang
    2009 ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2009, : 231 - 236
  • [3] Multiple Scan Trees Synthesis for Test Time/Data and Routing Length Reduction Under Output Constraint
    Li, Katherine Shu-Min
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (04) : 618 - 626
  • [4] Scan-Chain Partition for High Test-Data Compressibility and Low Shift Power Under Routing Constraint
    Wang, Sying-Jyan
    Li, Katherine Shu-Min
    Chen, Shih-Cheng
    Shiu, Huai-Yan
    Chu, Yun-Lung
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (05) : 716 - 727
  • [5] An Improved Scan Design for Minimization of Test Power under Routing Constraint
    Cui, Aijiao
    Yu, Tingting
    Qu, Gang
    Li, Mengyang
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 629 - 632
  • [6] Multi-mode-segmented scan architecture with layout-aware scan chain routing for test data and test time reduction
    Tsai, P. -C.
    Wang, S. -J.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 434 - 444
  • [7] Multi-mode segmented scan architecture with layout-aware scan chain routing for test data and test time reduction
    Tsai, Po-Chang
    Wang, Sying-Jyan
    PROCEEDINGS OF THE 15TH ASIAN TEST SYMPOSIUM, 2006, : 225 - +
  • [8] Test scheduling and scan-chain division under power constraint
    Larsson, E
    Peng, Z
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 259 - 264
  • [9] Power reduction in test-per-scan BIST with supply gating and efficient scan partitioning
    Bhunia, S
    Mahmoodi, H
    Ghosh, D
    Roy, K
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 453 - 458
  • [10] On test data volume reduction for multiple scan chain designs
    Reddy, SM
    Miyase, K
    Kajihara, S
    Pomeranz, I
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 103 - 108