共 50 条
- [1] 3D stacked ICs using Cu TSVs and Die to Wafer Hybrid Collective bonding 2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 331 - 334
- [3] 3D Stacking By Hybrid Bonding with Low Temperature Solder 2010 12TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2010, : 246 - 250
- [4] Simultaneous Cu-Cu and compliant dielectric bonding for 3D stacking of ICs PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 207 - +
- [5] Metrology and Inspection Rquirements for 3D Stacking of ICs 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 615 - 618
- [6] Cu-Cu Hybrid Bonding as Option for 3D IC Stacking 2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
- [7] Dielectric glue wafer bonding for 3D ICs MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 27 - 32
- [8] On Legalization of Die Bonding Bumps and Pads for 3D ICs PROCEEDINGS OF THE 2023 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, ISPD 2023, 2023, : 62 - 70
- [9] 3D System Package Architecture as Alternative to 3D Stacking of ICs with TSV at System Level 2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
- [10] A Study of Stacking Limit and Scaling in 3D ICs: An Interconnect Perspective 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 1213 - 1220