In-depth electrical characterization of deca-nanometer InGaAs MOSFET down to cryogenic temperatures for low-power quantum applications

被引:0
|
作者
Maria, Francesco Serra di Santa [1 ]
Theodorou, Christoforos [1 ]
Balestra, Francis [1 ]
Ghibaudo, Gerard [1 ]
Cha, Eunjung [2 ]
Zota, Cezar B. [2 ]
机构
[1] Univ Savoie Mt Blanc, Univ Grenoble Alpes, CNRS, Grenoble INP,IMEP LAHC, F-38000 Grenoble, France
[2] IBM Res GmbH, Zurich Lab, Saumerstr 4, CH-8803 Ruschlikon, Switzerland
基金
欧盟地平线“2020”;
关键词
III-V; MOSFET; cryogenic; Y-function; characterization; InGaAs; VELOCITY;
D O I
10.1109/ESSDERC55479.2022.9947142
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This work presents a detailed electrical characterization of planar InGaAs on Silicon MOSFETs from room temperature down to cryogenic temperatures (10 K). The main temperature-dependent electrical parameters of MOSFET operation (threshold voltage V-t, low-field mobility mu 0, and subthreshold swing SS) were extracted in both linear and saturation regions through the consolidated Y-function method, for gate lengths down to 10 nm. The extracted parameters are first analyzed versus temperature and length and then compared against a more mature technology such as Silicon FDSOI MOSFETs. The work provides insight into the cryogenic operation of III-V MOSFETs and indicates a competing advantage versus Si CMOS for low-power cryogenic quantum computer applications.
引用
收藏
页码:257 / 260
页数:4
相关论文
共 4 条
  • [1] A Wideband Low-Power Cryogenic CMOS Circulator for Quantum Applications
    Ruffino, Andrea
    Peng, Yatao
    Sebastiano, Fabio
    Babaie, Masoud
    Charbon, Edoardo
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (05) : 1224 - 1238
  • [2] Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications
    Dabhi, Chetan T.
    Patil, Ganesh C.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (04) : 1563 - 1569
  • [3] Underlap channel silicon-on-insulator quantum dot floating-gate MOSFET for low-power memory applications
    Chetan T. Dabhi
    Ganesh C. Patil
    Journal of Computational Electronics, 2016, 15 : 1563 - 1569
  • [4] Sub-100 nm InGaAs Quantum-Well (QW) Tri-Gate MOSFETs with Al2O3/HfO2 (EOT < 1 nm) for Low-Power Logic Applications
    Kim, T. -W.
    Kim, D. -H.
    Koh, D. H.
    Kwon, H. M.
    Baek, R. H.
    Veksler, D.
    Huffman, C.
    Matthews, K.
    Oktyabrsky, S.
    Greene, A.
    Ohsawa, Y.
    Ko, A.
    Nakajima, H.
    Takahashi, M.
    Nishizuka, T.
    Ohtake, H.
    Banerjee, S. K.
    Shin, S. H.
    Ko, D. -H.
    Kang, C.
    Gilmer, D.
    Hill, R. J. W.
    Maszara, W.
    Hobbs, C.
    Kirsch, P. D.
    2013 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2013,