Performance Analysis of Sparse Matrix-Vector Multiplication (SpMV) on Graphics Processing Units (GPUs)

被引:16
作者
AlAhmadi, Sarah [1 ]
Mohammed, Thaha [2 ]
Albeshri, Aiiad [3 ]
Katib, Iyad [3 ]
Mehmood, Rashid [4 ]
机构
[1] Taibah Univ, Dept Comp & Informat Sci, Medina 42353, Saudi Arabia
[2] Aalto Univ, Dept Comp Sci, Espoo 02150, Finland
[3] King Abdulaziz Univ, Dept Comp Sci, Jeddah 21589, Saudi Arabia
[4] King Abdulaziz Univ, High Performance Comp Ctr, Jeddah 21589, Saudi Arabia
关键词
sparse matrix-vector multiplication (SpMV); high performance computing (HPC); sparse matrix storage; graphics processing units (GPUs); CSR; ELL; HYB; CSR5; parallelization; heterogeneous computing; BIG DATA; OPTIMIZATION; COMPUTATIONS; SYSTEMS; FORMAT; MODEL; TOOL;
D O I
10.3390/electronics9101675
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Graphics processing units (GPUs) have delivered a remarkable performance for a variety of high performance computing (HPC) applications through massive parallelism. One such application is sparse matrix-vector (SpMV) computations, which is central to many scientific, engineering, and other applications including machine learning. No single SpMV storage or computation scheme provides consistent and sufficiently high performance for all matrices due to their varying sparsity patterns. An extensive literature review reveals that the performance of SpMV techniques on GPUs has not been studied in sufficient detail. In this paper, we provide a detailed performance analysis of SpMV performance on GPUs using four notable sparse matrix storage schemes (compressed sparse row (CSR), ELLAPCK (ELL), hybrid ELL/COO (HYB), and compressed sparse row 5 (CSR5)), five performance metrics (execution time, giga floating point operations per second (GFLOPS), achieved occupancy, instructions per warp, and warp execution efficiency), five matrix sparsity features (nnz, anpr, nprvariance, maxnpr, and distavg), and 17 sparse matrices from 10 application domains (chemical simulations, computational fluid dynamics (CFD), electromagnetics, linear programming, economics, etc.). Subsequently, based on the deeper insights gained through the detailed performance analysis, we propose a technique called the heterogeneous CPU-GPU Hybrid (HCGHYB) scheme. It utilizes both the CPU and GPU in parallel and provides better performance over the HYB format by an average speedup of 1.7x. Heterogeneous computing is an important direction for SpMV and other application areas. Moreover, to the best of our knowledge, this is the first work where the SpMV performance on GPUs has been discussed in such depth. We believe that this work on SpMV performance analysis and the heterogeneous scheme will open up many new directions and improvements for the SpMV computing field in the future.
引用
收藏
页码:1 / 30
页数:30
相关论文
共 92 条
[1]  
Abdali S. K., 1989, Symbolic and Algebraic Computation. International Symposium ISSAC '88. Proceedings, P96
[2]   An Effective Approach for Implementing Sparse Matrix-Vector Multiplication on Graphics Processing Units [J].
Abu-Sufah, Walid ;
Karim, Asma Abdel .
2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, :453-460
[3]   Efficient implementation of Jacobi iterative method for large sparse linear systems on graphic processing units [J].
Ahamed, Abal-Kassim Cheik ;
Magoules, Frederic .
JOURNAL OF SUPERCOMPUTING, 2017, 73 (08) :3411-3432
[4]   Fast Sparse Matrix-Vector Multiplication on Graphics Processing Unit for Finite Element Analysis [J].
Ahamed, Abal-Kassim Cheik ;
Magoules, Frederic .
2012 IEEE 14TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2012 IEEE 9TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (HPCC-ICESS), 2012, :1307-1314
[5]  
AlAhmadi S, 2020, EAI SPRINGER INNOVAT, P409, DOI 10.1007/978-3-030-13705-2_17
[6]  
Altowaijri S, 2010, UKSIM INT CONF COMP, P431, DOI 10.1109/ISMS.2010.84
[7]  
Alyahya H., 2020, FDN SMARTER CITIES S, P377, DOI [10.1007/978-3-030-13705-2_16, DOI 10.1007/978-3-030-13705-2_16]
[8]  
Alyahya H., 2018, INFRASTRUCTURE TECHN, P306
[9]  
Alzahrani S., 2018, INFRASTRUCTURE TECHN, P296
[10]  
[Anonymous], 2015, P 5 WORKSHOP IRREGUL